# 74HC125; 74HCT125

# Quad buffer/line driver; 3-state Rev. 4 — 10 January 2013

Product data sheet

#### 1. **General description**

The 74HC125; 74HCT125 is a quad buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.

#### 2. Features and benefits

- Complies with JEDEC standard no. 7A
- Input levels:
  - The 74HC125: CMOS levels
  - ◆ The 74HCT125: TTL levels
- ESD protection:
  - ♦ HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C


#### **Ordering information** 3.

Table 1. Ordering information

Type number	Package											
	Temperature range	Name	Description	Version								
74HC125N	–40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1								
74HCT125N												
74HC125D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width	SOT108-1								
74HCT125D			3.9 mm									
74HC125DB	–40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body	SOT337-1								
74HCT125DB			width 5.3 mm									
74HC125PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body	SOT402-1								
74HCT125PW			width 4.4 mm									




# 4. Functional diagram



# 5. Pinning information

### 5.1 Pinning



2 of 17

### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
10E, 20E, 30E, 40E	1, 4, 10, 13	output enable input (active LOW)
1A, 2A, 3A, 4A	2, 5, 9, 12	data input
1Y, 2Y, 3Y, 4Y	3, 6, 8, 11	data output
GND	7	ground (0 V)
V <sub>CC</sub>	14	supply voltage

### 6. Functional description

Table 3. Function table[1]

Control nOE	Input	Output
nOE	nA	nY
L	L	L
	Н	Н
Н	X	Z

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

## 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7	V
$I_{IK}$	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	±20	mA
$I_{OK}$	output clamping current	$V_{\rm O}$ < $-0.5$ V or $V_{\rm O}$ > $V_{\rm CC}$ + $0.5$ V	[1] -	±20	mA
Io	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±35	mA
I <sub>CC</sub>	supply current		-	+70	mA
$I_{GND}$	ground current		-	-70	mA
$T_{stg}$	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation		[2]		
	DIP14 package		-	750	mW
	SO14 and (T)SSOP14 packages		-	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>[2]</sup> For DIP14 package: P<sub>tot</sub> derates linearly with 12 mW/K above 70 °C.
For SO14 package: P<sub>tot</sub> derates linearly with 8 mW/K above 70 °C.
For (T)SSOP14 packages: P<sub>tot</sub> derates linearly with 5.5 mW/K above 60 °C.

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC12	25		74HCT		Unit	
			Min	Тур	Max	Min	Тур	Max	
$V_{\text{CC}}$	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
$V_{I}$	input voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
Vo	output voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
$T_{amb}$	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC}$ = 2.0 $V$	-	-	625	-	-	-	ns/V
		$V_{CC}$ = 4.5 $V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC}$ = 6.0 $V$	-	-	83	-	-	-	ns/V

### 9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC12	5									
$V_{IH}$	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	$V_{CC}$ = 4.5 $V$	3.15	2.4	-	3.15	-	3.15	-	V
		$V_{CC}$ = 6.0 $V$	4.2	3.2	-	4.2	-	4.2	-	V
$V_{IL}$	LOW-level	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
input voltage		$V_{CC}$ = 4.5 $V$	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC}$ = 6.0 $V$	-	2.8	1.8	-	1.8	-	1.8	V
$V_{OH}$	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_{O}$ = -20 $\mu$ A; $V_{CC}$ = 2.0 $V$	1.9	2.0	-	1.9	-	1.9	-	V
	$I_{O}$ = -20 $\mu$ A; $V_{CC}$ = 4.5 $V$	4.4	4.5	-	4.4	-	4.4	-	V	
		$I_{O}$ = -20 $\mu$ A; $V_{CC}$ = 6.0 $V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{\rm O}$ = -6.0 mA; $V_{\rm CC}$ = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{\rm O}$ = -7.8 mA; $V_{\rm CC}$ = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O$ = 20 $\mu$ A; $V_{CC}$ = 2.0 $V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O$ = 20 $\mu$ A; $V_{CC}$ = 4.5 $V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O}$ = 20 $\mu$ A; $V_{CC}$ = 6.0 $V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{\rm O}$ = 6.0 mA; $V_{\rm CC}$ = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{\rm O}$ = 7.8 mA; $V_{\rm CC}$ = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
l <sub>oz</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.5	-	±5.0	-	±10.0	μΑ

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
I <sub>CC</sub>	supply current	$V_I$ = $V_{CC}$ or GND; $I_O$ = 0 A; $V_{CC}$ = 6.0 V	-	-	8.0	-	80	-	160	μΑ
C <sub>I</sub>	input capacitance		-	3.5	-					pF
74HCT1	25									
$V_{IH}$	HIGH-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	-	1.2	8.0	-	0.8	-	0.8	V
$V_{OH}$	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 V$								
	output voltage	$I_{O} = -20 \mu A$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -6 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
$V_{OL}$	LOW-level	$V_I$ = $V_{IH}$ or $V_{IL}$ ; $V_{CC}$ = 4.5 $V$								
	output voltage	$I_{O}$ = 20 $\mu$ A	-	0	0.1	-	0.1	-	0.1	V
		$I_{\rm O}$ = 6.0 mA	-	0.16	0.26	-	0.33	-	0.4	V
II	input leakage current	$V_1 = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
$I_{OZ}$	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 5.5$ V; $V_O = V_{CC}$ or GND	-	-	±0.5	-	±5.0	-	±10	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	8.0	-	80	-	160	μΑ
$\Delta I_{CC}$	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other inputs at $V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V}$ to $5.5 \text{ V}$	-	100	360	-	450	-	490	μΑ
C <sub>I</sub>	input capacitance		-	3.5	-					pF

# 10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); C<sub>L</sub> = 50 pF unless otherwise specified; for test circuit see Figure 7.

Symbol	Parameter	Conditions			25 °C		-40 °C	to +85 °C	-40 °C t	o +125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
For type	e 74HC125										
t <sub>pd</sub>	propagation	nA to nY; see Figure 5	[1]								
	delay	$V_{CC}$ = 2.0 $V$		-	30	100	-	125	-	150	ns
		$V_{CC}$ = 4.5 $V$		-	11	20	-	25	-	30	ns
		$V_{CC}$ = 5 V; $C_L$ = 15 pF		-	9	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	9	17	-	21	-	26	ns
t <sub>en</sub>	enable time	nOE to nY; see Figure 6	[2]								
		$V_{CC}$ = 2.0 V		-	41	125	-	155	-	190	ns
		$V_{CC} = 4.5 \text{ V}$		-	15	25	-	31	-	38	ns
		$V_{CC} = 6.0 \text{ V}$		-	12	21	-	26	-	32	ns
$t_{\text{dis}}$	disable time	nOE to nY; see Figure 6	[3]								
		$V_{CC}$ = 2.0 V		-	41	125	-	155	-	190	ns
		$V_{CC} = 4.5 V$		-	15	25	-	31	-	38	ns
		$V_{CC} = 6.0 \text{ V}$		-	12	21	-	26	-	32	ns
t <sub>t</sub>	transition	nY; see Figure 5	[4]								
	time	$V_{CC}$ = 2.0 V		-	14	60	-	75	-	90	ns
		$V_{CC} = 4.5 \text{ V}$		-	5	12	-	15	-	18	ns
		$V_{CC} = 6.0 \text{ V}$		-	4	10	-	13	-	15	ns
$C_{PD}$	power dissipation capacitance	$C_L$ = 50 pF; f = 1 MHz; $V_I$ = GND to $V_{CC}$	[5]	-	22	-	-	-	-	-	pF

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); C<sub>L</sub> = 50 pF unless otherwise specified; for test circuit see Figure 7.

Symbol	Parameter	Conditions			25 °C		-40 °C t	o +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max		
For type	74HCT125										
t <sub>pd</sub>	propagation	nA to nY; see Figure 5	[1]								
	delay	$V_{CC}$ = 4.5 $V$		-	15	25	-	31	-	38	ns
		$V_{CC}$ = 5 V; $C_L$ = 15 pF		-	12	-	-	-	-	-	ns
t <sub>en</sub>	enable time	nOE to nY; see Figure 6	[2]								
		V <sub>CC</sub> = 4.5 V		-	15	28	-	35	-	42	ns
t <sub>dis</sub>	disable time	nOE to nY; see Figure 6	[3]								
		$V_{CC}$ = 4.5 $V$		-	15	25	-	31	-	38	ns
t <sub>t</sub>	transition time	nY; see <u>Figure 5</u>	[4]	-	5	12	-	15	-	18	ns
C <sub>PD</sub>	power dissipation capacitance	$C_L$ = 50 pF; f = 1 MHz; $V_I$ = GND to $V_{CC}$	[5]	-	24	-	-	-	-	-	pF

- [1] tpd is the same as tplH and tpHL.
- [2] ten is the same as tPZH and tPZL.
- [3] t<sub>dis</sub> is the same as t<sub>PLZ</sub> and t<sub>PHZ</sub>.
- [4] tt is the same as tTHL and tTLH.
- [5]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz;

fo = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_0)$  = sum of outputs.

### 11. Waveforms



Measurement points are given in Table 8.

V<sub>OL</sub> and V<sub>OH</sub> are typical voltage output levels that occur with the output load.

Fig 5. Propagation delay input (nA) to output (nY)

74HC\_HCT125

All information provided in this document is subject to legal disclaimers.






Table 8. Measurement points

Туре	Input	Output
	V <sub>M</sub>	$V_{M}$
74HC125	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74HCT125	1.3 V	1.3 V

8 of 17





Test data is given in Table 9.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

C<sub>L</sub> = Load capacitance including jig and probe capacitance.

R<sub>L</sub> = Load resistance.

S1 = Test selection switch.

Fig 7. Load circuit for switching times


Table 9. Test data

Туре	Input		Load				
	Vı	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>
74HC125	$V_{CC}$	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>
74HCT125	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	$V_{CC}$

# 12. Package outline

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D (1)	E (1)	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.02	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


INE		REFER	EUROPEAN	ISSUE DATE			
ON	IEC	JEDEC	JEITA		PROJECTION	1550E BATE	
7-1	050G04	MO-001	SC-501-14			<del>99-12-27</del> 03-02-13	
	7-1	ON IEC	INC JEDEC	ON IEC JEDEC JEITA	ION IEC JEDEC JEITA	INC JEDEC JEITA PROJECTION	

Fig 8. Package outline SOT27-1 (DIP14)

74HC\_HCT125

#### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> 3	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069		0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024		0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE			
IEC	JEDEC	JEITA		PROJECTION	1330L DATE	
076E06	MS-012				<del>99-12-27</del> 03-02-19	
		IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION	


Fig 9. Package outline SOT108-1 (SO14)

74HC\_HCT125

All information provided in this document is subject to legal disclaimers.

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



	٠,					,												
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Ø	v	w	у	z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE			
IEC	JEDEC	JEITA		PROJECTION	1000E DATE	
	MO-150				<del>-99-12-27</del> 03-02-19	
	IEC	IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION	


Fig 10. Package outline SOT337-1 (SSOP14)

74HC\_HCT125

All information provided in this document is subject to legal disclaimers.

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

			ISSUE DATE			
IEC	JEDEC	JEITA		PROJECTION	1330E BATE	
	MO-153				<del>99-12-27</del> 03-02-18	
-	120					

Fig 11. Package outline SOT402-1 (TSSOP14)

74HC\_HCT125

### 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
LSTTL	Low-power Schottky Transistor-Transistor Logic
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
CDM	Charge-Device Model
TTL	Transistor-Transistor Logic

# 14. Revision history

#### Table 11. Revision history

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT125 v.4	20130110	Product data sheet	-	74HC_HCT125 v.3
Modifications:	<ul> <li>New genera</li> </ul>	l description.		
74HC_HCT125 v.3	20120827	Product data sheet	-	74HC_HCT125_CNV v.2
Modifications:		of this data sheet has been re f NXP Semiconductors.	edesigned to comply v	vith the new identity
	<ul> <li>Legal texts h</li> </ul>	nave been adapted to the new	w company name whe	ere appropriate.
74HC_HCT125_CNV v.2	19970827	Product data sheet	-	-

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC\_HCT125

All information provided in this document is subject to legal disclaimers.

# 74HC125; 74HCT125

#### Quad buffer/line driver; 3-state

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### 17. Contents

1	General description	. 1
2	Features and benefits	. 1
3	Ordering information	. 1
4	Functional diagram	. 2
5	Pinning information	. 2
5.1	Pinning	
5.2	Pin description	. 3
6	Functional description	. 3
7	Limiting values	. 3
8	Recommended operating conditions	. 4
9	Static characteristics	. 4
10	Dynamic characteristics	. 6
11	Waveforms	. 7
12	Package outline	10
13	Abbreviations	14
14	Revision history	14
15	Legal information	15
15.1	Data sheet status	15
15.2	Definitions	
15.3	Disclaimers	
15.4	Trademarks	
16	Contact information	16
17	Contente	17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.