

PIC16F72 Data Sheet

28-Pin, 8-Bit CMOS FLASH Microcontoller with A/D Converter

© 2007 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



PIC16F72

28-Pin, 8-Bit CMOS FLASH MCU with A/D Converter

Device Included:

• PIC16F72

High Performance RISC CPU:

- · Only 35 single word instructions to learn
- All single cycle instructions except for program branches, which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 2K x 14 words of Program Memory, 128 x 8 bytes of Data Memory (RAM)
- Pinout compatible to PIC16C72/72A and PIC16F872
- Interrupt capability
- Eight-level deep hardware stack
- · Direct, Indirect and Relative Addressing modes


Peripheral Features:

- High Sink/Source Current: 25 mA
- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler.
- can be incremented during SLEEP via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM (CCP) module
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- 8-bit, 5-channel analog-to-digital converter
- Synchronous Serial Port (SSP) with SPI[™] (Master/Slave) and I²C[™] (Slave)
- Brown-out detection circuitry for Brown-out Reset (BOR)

CMOS Technology:

- · Low power, high speed CMOS FLASH technology
- · Fully static design
- Wide operating voltage range: 2.0V to 5.5V
- Industrial temperature range
- Low power consumption:
 - < 0.6 mA typical @ 3V, 4 MHz
 - 20 μA typical @ 3V, 32 kHz
 - <1 μA typical standby current

Pin Diagrams



Special Microcontroller Features:

- 1,000 erase/write cycle FLASH program memory typical
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code protection
- Power saving SLEEP mode
- Selectable oscillator options
- In-Circuit Serial Programming[™] (ICSP[™]) via 2 pins
- Processor read access to program memory

Key Reference Manual Features	PIC16F72
Operating Frequency	DC - 20 MHz
RESETS and (Delays)	POR, BOR, (PWRT, OST)
FLASH Program Memory - (14-bit words, 1000 E/W cycles)	2K
Data Memory - RAM (8-bit bytes)	128
Interrupts	8
I/O Ports	PORTA, PORTB, PORTC
Timers	Timer0, Timer1, Timer2
Capture/Compare/PWM Modules	1
Serial Communications	SSP
8-bit A/D Converter	5 channels
Instruction Set (No. of Instructions)	35

Table of Contents

1.0	Device Overview	
2.0	Memory Organization	7
3.0	I/O Ports	
4.0	Reading Program Memory	27
5.0	Timer0 Module	
6.0	Timer1 Module	31
7.0	Timer2 Module	35
8.0	Capture/Compare/PWM (CCP) Module	37
9.0	Synchronous Serial Port (SSP) Module	
10.0	Analog-to-Digital Converter (A/D) Module	
11.0	Special Features of the CPU	59
12.0	Instruction Set Summary	
13.0	Development Support	81
14.0	Electrical Characteristics	87
15.0	DC and AC Characteristics Graphs and Tables1	07
16.0	Package Marking Information1	17
Appe	ndix A: Revision History1	23
	ndix B: Conversion Considerations1	
Index		25
On-Li	ne Support1	31
	er Response 1	
Produ	ict Identification System 1	33

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the operation of the PIC16F72 device. Additional information may be found in the PIC[™] Mid-Range MCU Reference Manual (DS33023), which may be downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC16F72 belongs to the Mid-Range family of the PIC devices. A block diagram of the device is shown in Figure 1-1.

The program memory contains 2K words, which translate to 2048 instructions, since each 14-bit program memory word is the same width as each device instruction. The data memory (RAM) contains 128 bytes.

There are 22 I/O pins that are user configurable on a pin-to-pin basis. Some pins are multiplexed with other device functions. These functions include:

- External interrupt
- Change on PORTB interrupt
- Timer0 clock input
- Timer1 clock/oscillator
- Capture/Compare/PWM
- A/D converter
- SPI/I²C

Table 1-1 details the pinout of the device with descriptions and details for each pin.




FIGURE 1-1: PIC16F72 BLOCK DIAGRAM

TABLE 1-1: PIC16F72 PINOUT DESCRIPTION

OSC1/CLKI OSC2/CLKO		Pin#	I/O/P Type	Buffer Type	Description		
OSC2/CLKO	9	6	I	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.		
	10	7	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, the OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.		
MCLR/Vpp	1	26	I/P	ST	Master Clear (Reset) input or programming voltage input. This pin is an active low RESET to the device.		
					PORTA is a bi-directional I/O port.		
RA0/AN0	2	27	I/O	TTL	RA0 can also be analog input0.		
RA1/AN1	3	28	I/O	TTL	RA1 can also be analog input1.		
RA2/AN2	4	1	I/O	TTL	RA2 can also be analog input2.		
RA3/AN3/VREF	5	2	I/O	TTL	RA3 can also be analog input3 or analog reference voltage.		
RA4/T0CKI	6	3	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.		
RA5/AN4/SS	7	4	I/O	TTL	RA5 can also be analog input4 or the slave select for the synchronous serial port.		
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.		
RB0/INT	21	18	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.		
RB1	22	19	I/O	TTL			
RB2	23	20	I/O	TTL			
RB3	24	21	I/O	TTL			
RB4	25	22	I/O	TTL	Interrupt-on-change pin.		
RB5	26	23	I/O	TTL	Interrupt-on-change pin.		
RB6/PGC	27	24	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming clock.		
RB7/PGD	28	25	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming data.		
					PORTC is a bi-directional I/O port.		
RC0/T1OSO/ T1CKI	11	8	I/O	ST	RC0 can also be the Timer1 oscillator output or Timer1 clock input		
RC1/T1OSI	12	9	I/O	ST	RC1 can also be the Timer1 oscillator input.		
RC2/CCP1	13	10	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/ PWM1 output.		
RC3/SCK/SCL	14	11	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I ² C modes.		
RC4/SDI/SDA	15	12	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or Data I/O (I ² C mode).		
RC5/SDO	16	13	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).		
RC6	17	14	I/O	ST			
RC7	18	15	I/O	ST			
Vss	8, 19	5, 16	Р	_	Ground reference for logic and I/O pins.		
Vdd	20	17	Р	_	Positive supply for logic and I/O pins.		

— = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

2.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC16F72 device. These are the program memory and the data memory. Each block has separate buses so that concurrent access can occur. Program memory and data memory are explained in this section. Program memory can be read internally by the user code (see Section 7.0).

The data memory can further be broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.


Additional information on device memory may be found in the PIC[™] Mid-Range Reference Manual, (DS33023).

2.1 Program Memory Organization

PIC16F72 devices have a 13-bit program counter capable of addressing a 8K x 14 program memory space. The address range for this program memory is 0000h - 07FFh. Accessing a location above the physically implemented address will cause a wraparound.

The RESET Vector is at 0000h and the Interrupt Vector is at 0004h.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK



2.2 Data Memory Organization

The Data Memory is partitioned into multiple banks that contain the General Purpose Registers and the Special Function Registers. Bits RP1 (STATUS<6>) and RP0 (STATUS<5>) are the bank select bits.

RP1:RP0	Bank
00	0
01	1
10	2
11	3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM.

All implemented banks contain SFRs. Some "high use" SFRs from one bank may be mirrored in another bank, for code reduction and quicker access (e.g., the STATUS register is in Banks 0 - 3).

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly, through the File Select Register FSR (see Section 2.5).

FIGURE 2-2:

-2: PIC16F72 REGISTER FILE MAP

Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180
TMR0	01h	OPTION	81h	TMR0	101h	OPTION	181
PCL	02h	PCL	82h	PCL	102h	PCL	182
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183
FSR	04h	FSR	84h	FSR	104h	FSR	184
PORTA	05h	TRISA	85h		105h		185
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186
PORTC	07h	TRISC	87h		107h		187
	08h		88h		108h		188
	09h		89h		109h		189
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18A
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18E
PIR1	0Ch	PIE1	8Ch	PMDATL	10Ch	PMCON1	180
	0Dh		8Dh	PMADRL	10Dh		180
TMR1L	0Eh	PCON	8Eh	PMDATH	10Eh		18E
TMR1H	0Fh		8Fh	PMADRH	10Fh		18F
T1CON	10h		90h		110h		190
TMR2	11h		91h				
T2CON	12h	PR2	92h				
SSPBUF	13h	SSPADD	93h				
SSPCON	14h	SSPSTAT	94h				
CCPR1L	15h		95h				
CCPR1H	16h		96h				
CCP1CON	17h		97h				
	18h		98h				
	19h		99h				
	1Ah		9Ah				
	1Bh		9Bh				
	1Ch		9Ch				
	1Dh		9Dh				
ADRES	1Eh		9Eh		11Fh		19F
ADCON0	1Fh	ADCON1	9Fh				
	20h	General Purpose Register	A0h		120h	accesses A0h -BFh	1A)
General		32 Bytes	BFh				1B
Purpose			C0h	accesses			1C
Register		accesses		20h-7Fh		accesses	
96 Bytes		40h-7Fh				40h -7Fh	
	7Fh		FFh		17Fh		1FF
Bank 0		Bank 1		Bank 2		Bank 3	
Unimplem	ented data	a memory location	s, read as	·'O'.			

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

TABLE 2-1:SPECIAL FUNCTION REGISTER SUMMARY

	·-	0. 20./					· · ·		1	1	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 0	Bank 0										
00h ⁽¹⁾	INDF	Addressi	ng this loca	tion uses cor	tents of FSR	to address of	data memor	/ (not a phys	ical register)	0000 0000	19
01h	TMR0	Timer0 N	lodule's Re	gister						xxxx xxxx	27,13
02h ⁽¹⁾	PCL	Program	Counter's (PC) Least S	ignificant By	te				0000 0000	18
03h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	12
04h ⁽¹⁾	FSR	Indirect [Data Memo	ry Address P	ointer					xxxx xxxx	19
05h	PORTA	_		PORTA Dat	a Latch whe	n written: PC	ORTA pins w	hen read		0x 0000	21
06h	PORTB	PORTB I	Data Latch	when written	: PORTB pir	ns when read	ł			xxxx xxxx	23
07h	PORTC	PORTC I	Data Latch	when written	: PORTC pir	ns when read	b			xxxx xxxx	25
08h	_	Unimpler	mented								_
09h	—	Unimpler	Inimplemented							—	—
	PCLATH		—	—	Write Buffer	for the uppe	er 5 bits of th	ne Program	Counter	0 0000	18
0Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	14
0Ch	PIR1	—	ADIF	—	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	16
0Dh	—	Unimpler	mented							—	—
0Eh	TMR1L	Holding F	Register for	the Least Si	ignificant Byt	e of the 16-b	oit TMR1 Re	gister		XXXX XXXX	29
0Fh	TMR1H	Holding I	Register for	the Most Sig	gnificant Byte	e of the 16-b	it TMR1 Reg	gister	_	xxxx xxxx	29
10h	T1CON		—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	29
11h	TMR2	Timer2 N	Iodule's Re	gister						0000 0000	33
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	34
13h	SSPBUF	Synchror	nous Serial	Port Receive	e Buffer/Tran	smit Registe	er	-	_	xxxx xxxx	43,48
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	45
15h	CCPR1L	Capture/	Capture/Compare/PWM Register (LSB)							xxxx xxxx	38,39,41
16h	CCPR1H	Capture/	Compare/P	WM Registe	r (MSB)	-	-	-	_	xxxx xxxx	38,39,41
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	37
18h-1Dh	_	Unimpler	Inimplemented —							_	_
1Eh	ADRES	A/D Resu	ult Register							XXXX XXXX	53
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	53

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: This bit always reads as a '1'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 1											
80h ⁽¹⁾	INDF	Addressi	ng this loca	tion uses cor	ntents of FSR	to address	data memor	y (not a phys	ical register)	0000 0000	19
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	13
82h ⁽¹⁾	PCL	Program	Counter's	PC) Least S	ignificant By	te	-	-		0000 0000	18
83h (1)	STATUS	IRP	RP1	RP0	ТО	PD	Z	DC	С	0001 1xxx	12
84h (1)	FSR	Indirect [Data Memo	ry Address F	Pointer					xxxx xxxx	19
85h	TRISA		_	PORTA Dat	a Direction F	Register				11 1111	21
86h	TRISB	PORTB	Data Direct	on Register						1111 1111	23
87h	TRISC	PORTC	Data Direct	ion Register						1111 1111	25
88h	_	Unimple	mented							_	_
89h		Unimple	mented							_	_
8Ah ^(1,2)	PCLATH		—	_	Write Buffer	for the uppe	er 5 bits of th	ne PC		0 0000	18
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	14
8Ch	PIE1		ADIE	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	15
8Dh	_	Unimple	mented							_	—
8Eh	PCON		_	_	—	_	_	POR	BOR	qq	17
8Fh		Unimple	mented							_	_
90h		Unimple	mented							_	_
91h		Unimple	mented							_	_
92h	PR2	Timer2 F	Period Regis	ster						1111 1111	41
93h	SSPADD	Synchro	nous Serial	Port (I ² C mo	ode) Address	Register	-	-		0000 0000	43,48
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	44
95h		Unimple	mented							_	—
96h	_	Unimple	mented							_	_
97h		Unimple	mented							_	—
98h	_	Unimple	mented							_	_
99h	_	Unimple	mented							_	_
9Ah	_	Unimple	mented							_	_
9Bh	_	Unimple	mented							_	_
9Ch		Unimple	mented							_	_
9Dh		Unimple	mented							_	_
9Eh	_	Unimple	mented								
9Fh	ADCON1		_	_	_	_	PCFG2	PCFG1	PCFG0	000	54

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 $\label{eq:Legend: Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. \\ Shaded locations are unimplemented, read as '0'.$

Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: This bit always reads as a '1'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 2	r	T									1
100h ⁽¹⁾	INDF	Addressi	Addressing this location uses contents of FSR to address data memory (not a physical register								19
101h	TMR0	Timer0 M	lodule's Re	gister						xxxx xxxx	27
102h ⁽¹	PCL	Program	Counter's (PC) Least Si	gnificant Byte	e				0000 0000	18
103h (1)	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	12
104h (1)	FSR	Indirect D	Data Memor	y Address Po	ointer					xxxx xxxx	19
105h	_	Unimpler	nented							_	_
106h	PORTB	PORTB I	Data Latch	when written:	PORTB pin	s when read				xxxx xxxx	23
107h	—	Unimpler	nented							—	_
108h	—	Unimpler	nented							—	_
109h	_	Unimpler	nented							_	_
10Ah ^(1,2)	PCLATH	_		—	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	18
10Bh (1)	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	14
10Ch	PMDATL	Data Reg	Data Register Low Byte xxxx xx								35
10Dh	PMADRL	Address	Address Register Low Byte								35
10Eh	PMDATH	—	— Data Register High Byte							xx xxxx	35
10Fh	PMADRH			—	Address Re	gister High B	Byte			x xxxx	35
Bank 3											
180h (1)	INDF	Addressi	ng this loca	tion uses cor	ntents of FSR	to address of	data memory	/ (not a phys	ical register)	0000 0000	19
181h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	13
182h ⁽¹⁾	PCL	Program	Counter's (PC) Least S	ignificant By	te				0000 0000	18
183h (1)	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	12
184h (1)	FSR	Indirect D	Data Memor	y Address Po	ointer					xxxx xxxx	19
185h		Unimpler	nented							_	_
186h	TRISB	PORTB I	Data Directi	on Register						1111 1111	23
187h	_	Unimpler	nented							—	_
188h	_	Unimpler	nented							_	_
189h		Unimpler	nented							_	_
18Ah ^(1,2)	PCLATH	—	—	—	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	18
18Bh (1)	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	14
18Ch	PMCON1	(3)	—	—	—	—	—	—	RD	10	35
18Dh	—	Unimpler	nented							—	—
18Eh	—	Reserved	d, maintain o	clear						0000 0000	_
18Fh	_	Reserved	d, maintain (clear						0000 0000	_

TABLE 2-1: SP	PECIAL FUNCTION REGISTER SUMMAR	Y (CONTINUED)
---------------	---------------------------------	---------------

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: This bit always reads as a '1'.

2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see Section 12.0, Instruction Set Summary.

Note 1: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 2-1:	STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)
---------------	--

ER 2-1:	STATUS	REGISTER	(ADDRESS	5 0 3h, 83h, [•]	103h, 183	3h)					
	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x			
	IRP	RP1	RP0	TO	PD	Z	DC	С			
	bit 7					•		bit 0			
bit 7	IRP: Regis	ter Bank Sel	ect bit (used f	for indirect ad	ldressing)						
		2, 3 (100h - 1									
), 1 (00h - FF	•								
bit 6-5		-	k Select bits	(used for dire	ct address	ing)					
		3 (180h - 1F									
		2 (100h - 17 1 (80h - FFh									
		0 (00h - 7Fh									
	Each bank	is 128 bytes									
bit 4	TO: Time-o	out bit									
			RWDT instructi	ion, or SLEEF	o instruction	n					
		T time-out oc	curred								
bit 3	PD: Power										
			y the CLRWD								
h # 0	-		SLEEP instru	iction							
bit 2	Z: Zero bit		hmatia ar lag	ia anaratian i							
			hmetic or log: hmetic or log:								
bit 1	DC: Digit c	arry/borrow	oit (ADDWF, AI	DDLW, SUBLW	and SUBW	F instructior	ns) (1)				
	DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW and SUBWF instructions) ⁽¹⁾ 1 = A carry-out from the 4th low order bit of the result occurred										
	0 = No carry-out from the 4th low order bit of the result										
bit 0	C: Carry/b	orrow bit (AD	DWF, ADDLW, S	SUBLW and S	UBWF instru	uctions) ^(1,2)					
		1 = A carry-out from the Most Significant bit of the result occurred									
	0 = No car	ry-out from th	ne Most Signi	ficant bit of th	ne result or	ccurred					
	Note 1:		the polarity is tof the secor		subtractio	n is execute	ed by addin	g the two's			
	2:	•	RRF, RLF) inst urce register.		bit is loade	ed with eithe	er the high o	r low order			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.2 **OPTION Register**

The OPTION register is a readable and writable register that contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0, and the weak pull-ups on PORTB.

Note:	To achieve a 1:1 prescaler assignment for
	the TMR0 register, assign the prescaler to
	the Watchdog Timer.

REGISTER 2-2:	OPTION F	REGISTER	R (ADDRES	S 81h, 181h)							
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0				
	bit 7							bit 0				
bit 7	RBPU: PC	RTB Pull-u	p Enable bit									
			are disabled									
0 = PORTB pull-ups are enabled by individual port latch values												
bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin												
			edge of RB	•								
bit 5			ource Select	-								
			/T0CKI pin									
	0 = Interna	al instructio	n cycle clock	(CLKO)								
bit 4	TOSE: TM	R0 Source	Edge Select	bit								
				ition on RA4/1								
	0 = Increment on low-to-high transition on RA4/T0CKI pin											
bit 3		caler Assig										
		-	ned to the W ned to the Ti	mer0 module								
bit 2-0			Rate Select b									
	I	Bit Value 1	MR0 Rate \	VDT Rate								
	_	000	1:2	1:1								
		001 010	1:4	1:2 1:4								
		010	1:8 1:16	1:8								
100 1:32 1:16												
101 1:64 1:32 110 1:128 1:64												
111 1 : 256 1 : 128												
	Legend:											
	R = Reada	able bit	VV = V	Vritable bit	U = Unimp	plemented	bit, read as	'0'				
	- n = Value	e at POR	'1' = E	Bit is set	'0' = Bit is	cleared	x = Bit is u	Inknown				

F

2.2.2.3 INTCON Register

The INTCON Register is a readable and writable register that contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts. Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

				•			R/W-x	
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	
bit 7							bit 0	
GIE: Globa	al Interrupt E	nable bit						
		•	5					
PEIE: Per	ipheral Interru	upt Enable bi	t					
			•					
TMR0IE:	MR0 Overflo	w Interrupt E	nable bit					
INTE: RB0/INT External Interrupt Enable bit								
RBIE: RB Port Change Interrupt Enable bit								
	•	•	•					
TMR0IF: TMR0 Overflow Interrupt Flag bit								
			must be clea	red in softw	are)			
INTF: RBC)/INT Externa	Interrupt Fla	ag bit					
					ed in softwa	re)		
RBIF: RB	Port Change	Interrupt Fla	g bit					
				RBIF. Read	ing PORTB	will end the	e mismatch	
		•	•	•	e cleared ir	n software)		
Legend:								
R = Reada	able bit	VV = VVr	itable bit	U = Unim	plemented l	bit, read as	'O'	
	R/W-0 GIE bit 7 GIE: Globa 1 = Enable 0 = Disabl PEIE: Peri 1 = Enable 0 = Disabl TMROIE: T 1 = Enable 0 = Disabl INTE: RBC 1 = Enable 0 = Disabl RBIE: RB 1 = Enable 0 = Disabl TMROIF: T 1 = TMRO 0 = TMRO I = TMRO I = TMRO I = The R 0 = The R RBIF: RB A mismatc condition a 1 = At leas 0 = None Legend:	R/W-0R/W-0GIEPEIEbit 7GIE: Global Interrupt EI1 = Enables all unmask0 = Disables all interruptPEIE: Peripheral Interrupt1 = Enables all unmask0 = Disables all periphetTMROIE: TMR0 Overflot1 = Enables the TMR00 = Disables the TMR00 = Disables the TMR00 = Disables the TMR00 = Disables the RB0/INT0 = Disables the RB0/INT0 = Disables the RB0/INT0 = Disables the RB0/INT0 = Disables the RB port0 = Disables the RB port1 = Enables the RB port0 = Disables the RB port1 = TMR0 register has0 = TMR0 register did rINTF: RB0/INT Externat1 = The RB0/INT externat1 = At least one of the RB7: R0 = None of the RB7: R	R/W-0R/W-0R/W-0GIEPEIETMROIEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripherat0 = Disables all peripheral interruptsTMROIE: TMRO Overflow InterruptINTE: RBO/INT Overflow InterruptINTE: RBO/INT External Interrupt Enables the TMRO interruptINTE: RBO/INT External Interrupt Enables the RBO/INT external in0 = Disables the RB port change interrupt EnablesI = Enables the RB port change interrupt EnablesI = TMRO register has overflowed (0)OVERFIGUE Interrupt FII = TMRO register has overflowed (0)INTF: RBO/INT External Interrupt FII = TMRO register has overflowed (0)INTF: RBO/INT external Interrupt FII = TMRO register has overflowed (1)I = TMRO register has overflowed (1) <td co<="" td=""><td>R/W-0R/W-0R/W-0R/W-0GIEPEIETMROIEINTEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupts0 = Disables all peripheral interrupts0 = Disables all peripheral interrupt1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupt0 = Disables all peripheral interrupt1 = Enables the TMRO interrupt0 = Disables the TMRO interrupt0 = Disables the TMRO interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RB port change interrupt1 = TMRO register has overflowed (must be clear0 = TMRO register did not overflowINTF: RBO/INT external interrupt Flag bit1 = The RBO/INT external interrupt flag bit1 = At least one of the RB7:RB4 pins changed state0 = None of the RB7:RB4 pins have changed state</td><td>R/W-0R/W-0R/W-0R/W-0GIEPEIETMROIEINTERBIEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interruptsTMROIE: TMR0 Overflow Interrupt Enable bit1 = Enables the TMR0 interrupt0 = Disables the TMR0 interrupt0 = Disables the TMR0 interrupt0 = Disables the RB0/INT external interrupt0 = Disables the RB port change interrupt0 = TMR0 register has overflowed (must be cleared in softw0 = TMR0 register did not overflowINTF: RB0/INT External Interrupt Flag bit1 = The RB0/INT external interrupt occurred (must be cleared0 = The RB0/INT external interrupt Flag bit1 = The RB0/INT external interrupt Flag bit1 = The RB0/INT external interrupt Flag bit1 = At least one of the RB7:RB4 pins changed state (must b0 = None of the RB7:RB4 pins have changed stateLegend:</td><td>R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 GIE PEIE TMR0IE INTE RBIE TMR0IF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit 1 = Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow INTF: RB0/INT external interrupt Flag bit 1 = The RB0/INT external interrupt flag bit <</td><td>GIE PEIE TMROIE INTE RBIE TMROIF INTF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit 1 = Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all peripheral interrupts TMROIE: TMRO Overflow Interrupt Enable bit 1 = Enables the TMRO interrupt 0 = Disables the TMRO interrupt 0 = Disables the TMRO interrupt 0 = Disables the RBO/INT External interrupt 0 = Disables the RBO/INT external interrupt 0 = Disables the RBO/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMRO register has overflowed (must be cleared in software) 0 = TMRO register did not overflow INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = TMRO register did not overflow INTF: RB0/INT external interrupt occurred (must be cleared in software) 0 = Th</td></td>	<td>R/W-0R/W-0R/W-0R/W-0GIEPEIETMROIEINTEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupts0 = Disables all peripheral interrupts0 = Disables all peripheral interrupt1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupt0 = Disables all peripheral interrupt1 = Enables the TMRO interrupt0 = Disables the TMRO interrupt0 = Disables the TMRO interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RB port change interrupt1 = TMRO register has overflowed (must be clear0 = TMRO register did not overflowINTF: RBO/INT external interrupt Flag bit1 = The RBO/INT external interrupt flag bit1 = At least one of the RB7:RB4 pins changed state0 = None of the RB7:RB4 pins have changed state</td> <td>R/W-0R/W-0R/W-0R/W-0GIEPEIETMROIEINTERBIEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interruptsTMROIE: TMR0 Overflow Interrupt Enable bit1 = Enables the TMR0 interrupt0 = Disables the TMR0 interrupt0 = Disables the TMR0 interrupt0 = Disables the RB0/INT external interrupt0 = Disables the RB port change interrupt0 = TMR0 register has overflowed (must be cleared in softw0 = TMR0 register did not overflowINTF: RB0/INT External Interrupt Flag bit1 = The RB0/INT external interrupt occurred (must be cleared0 = The RB0/INT external interrupt Flag bit1 = The RB0/INT external interrupt Flag bit1 = The RB0/INT external interrupt Flag bit1 = At least one of the RB7:RB4 pins changed state (must b0 = None of the RB7:RB4 pins have changed stateLegend:</td> <td>R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 GIE PEIE TMR0IE INTE RBIE TMR0IF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit 1 = Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow INTF: RB0/INT external interrupt Flag bit 1 = The RB0/INT external interrupt flag bit <</td> <td>GIE PEIE TMROIE INTE RBIE TMROIF INTF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit 1 = Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all peripheral interrupts TMROIE: TMRO Overflow Interrupt Enable bit 1 = Enables the TMRO interrupt 0 = Disables the TMRO interrupt 0 = Disables the TMRO interrupt 0 = Disables the RBO/INT External interrupt 0 = Disables the RBO/INT external interrupt 0 = Disables the RBO/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMRO register has overflowed (must be cleared in software) 0 = TMRO register did not overflow INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = TMRO register did not overflow INTF: RB0/INT external interrupt occurred (must be cleared in software) 0 = Th</td>	R/W-0R/W-0R/W-0R/W-0GIEPEIETMROIEINTEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupts0 = Disables all peripheral interrupts0 = Disables all peripheral interrupt1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupt0 = Disables all peripheral interrupt1 = Enables the TMRO interrupt0 = Disables the TMRO interrupt0 = Disables the TMRO interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RB port change interrupt1 = TMRO register has overflowed (must be clear0 = TMRO register did not overflowINTF: RBO/INT external interrupt Flag bit1 = The RBO/INT external interrupt flag bit1 = At least one of the RB7:RB4 pins changed state0 = None of the RB7:RB4 pins have changed state	R/W-0R/W-0R/W-0R/W-0GIEPEIETMROIEINTERBIEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interruptsTMROIE: TMR0 Overflow Interrupt Enable bit1 = Enables the TMR0 interrupt0 = Disables the TMR0 interrupt0 = Disables the TMR0 interrupt0 = Disables the RB0/INT external interrupt0 = Disables the RB port change interrupt0 = TMR0 register has overflowed (must be cleared in softw0 = TMR0 register did not overflowINTF: RB0/INT External Interrupt Flag bit1 = The RB0/INT external interrupt occurred (must be cleared0 = The RB0/INT external interrupt Flag bit1 = The RB0/INT external interrupt Flag bit1 = The RB0/INT external interrupt Flag bit1 = At least one of the RB7:RB4 pins changed state (must b0 = None of the RB7:RB4 pins have changed stateLegend:	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 GIE PEIE TMR0IE INTE RBIE TMR0IF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit 1 = Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow INTF: RB0/INT external interrupt Flag bit 1 = The RB0/INT external interrupt flag bit <	GIE PEIE TMROIE INTE RBIE TMROIF INTF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit 1 = Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all peripheral interrupts TMROIE: TMRO Overflow Interrupt Enable bit 1 = Enables the TMRO interrupt 0 = Disables the TMRO interrupt 0 = Disables the TMRO interrupt 0 = Disables the RBO/INT External interrupt 0 = Disables the RBO/INT external interrupt 0 = Disables the RBO/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMRO register has overflowed (must be cleared in software) 0 = TMRO register did not overflow INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = TMRO register did not overflow INTF: RB0/INT external interrupt occurred (must be cleared in software) 0 = Th

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

x = Bit is unknown

2.2.2.4 PIE1 Register

This register contains the individual enable bits for the peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

- n = Value at POR

REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS 8Ch)

ER 2-4:	PIET: PERIPHERAL INTERRUPT ENABLE REGISTER T (ADDRESS 6CII)								
	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—	ADIE	—	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	
	bit 7							bit 0	
bit 7	Unimpleme	ented: Rea	d as '0'						
bit 6	•		nterrupt Enal	hla hit					
DILO			onverter inter						
			onverter inte						
bit 5-4 Unimplemented: Read as '0'									
bit 3	SSPIE: Syr	nchronous S	Serial Port Int	terrupt Enabl	e bit				
	1 = Enables								
	0 = Disable	es the SSP i	nterrupt						
bit 2	CCP1IE: C	CP1 Interru	pt Enable bit						
	1 = Enables								
	0 = Disable	s the CCP1	interrupt						
bit 1	TMR2IE: TI	MR2 to PR2	2 Match Inter	rupt Enable b	oit				
			to PR2 mate						
	0 = Disable	es the TMR2	2 to PR2 mat	ch interrupt					
bit 0	TMR1IE: T	MR1 Overfl	ow Interrupt	Enable bit					
1 = Enables the TMR1 overflow interrupt									
	0 = Disable	es the TMR1	l overflow int	terrupt					
	Legend:								
	R = Readab	ole bit	W = W	/ritable bit	U = Unim	plemented I	oit, read as	'0'	

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

2.2.2.5 PIR1 Register

This register contains the individual flag bits for the Peripheral interrupts.

- n = Value at POR

EGISTER 2-5:	PIR1: PERIPHERAL INTERRUPT FLAG REGISTER 1 (ADDRESS 0Ch)										
	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
		ADIF	—	—	SSPIF	CCP1IF	TMR2IF	TMR1IF			
	bit 7							bit 0			
bit 7	Unimplem	ented: Read	d as '0'								
bit 6			nterrupt Flag	bit							
) conversion /D conversio	completed	olete							
bit 5-4 Unimplemented: Read as '0'											
bit 3 SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit											
	from th The co 0 = No SS	ne Interrupt S onditions that P interrupt c	condition has Service Routi t will set this condition has	ine. bit are a tran				Ū			
bit 2	CCP1IF: C	CP1 Interru	pt Flag bit								
		R1 register ca	apture occurr capture occu		cleared in s	oftware)					
	<u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred										
	<u>PWM mode:</u> Unused in this mode										
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit										
	 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred 										
bit 0	TMR1IF: T	R1IF: TMR1 Overflow Interrupt Flag bit									
	1 = TMR1	register ove	rflowed (mus not overflow	-	in software))					
	Legend:]			
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'			
	1										

'1' = Bit is set

x = Bit is unknown

'0' = Bit is cleared

2.2.2.6 PCON Register

Note:	Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate inter-
	rupt flag bits are clear prior to enabling an interrupt.

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR), a Brown-out Reset, an external MCLR Reset and WDT Reset.

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a 'don't care' and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BOREN bit in the Configuration word).

REGISTER 2-6: PCON: POWER CONTROL REGISTER (ADDRESS 8Eh)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-x
_	_	_	_	_	_	POR	BOR
bit 7							bit 0
Unimplen	1ented: Rea	d as '0'					

bit 1	POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0

bit 7-2

BOR: Brown-out Reset Status bit 1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.3 PCL and PCLATH

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13-bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. All updates to the PCH register go through the PCLATH register.

Figure 2-3 shows the four situations for the loading of the PC.

- Example 1 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH).
- Example 2 shows how the PC is loaded during a GOTO instruction (PCLATH<4:3> \rightarrow PCH).
- · Example 3 shows how the PC is loaded during a CALL instruction (PCLATH<4:3> \rightarrow PCH), with the PC loaded (PUSH'd) onto the Top-of-Stack.
- · Example 4 shows how the PC is loaded during one of the return instructions, where the PC is loaded (POP'd) from the Top-of-Stack.




FIGURE 2-3: LOADING OF PC IN DIFFERENT SITUATIONS

2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note, *"Implementing a Table Read"* (AN556).


2.3.2 STACK

The stack allows a combination of up to eight program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Mid-range devices have an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSH'd onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POP'd in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSH'd or POP'd.

After the stack has been PUSH'd eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on). An example of the overwriting of the stack is shown in Figure 2-4.

FIGURE 2-4: STACK MODIFICATION



Note 1: There are no status bits to indicate stack overflow or stack underflow conditions.
 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

2.4 Program Memory Paging

The CALL and GOTO instructions provide 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper two bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the return instructions (which POPs the address from the stack).

Note:	The PIC16F72 device ignores the paging					
	bit PCLATH<4:3>. The use of					
	PCLATH<4:3> as a general purpose read/					
	write bit is not recommended, since this					
	may affect upward compatibility with future					
	products.					

2.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.


A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1:	INDIRECT	ADDRESSING

NEXT	movwf clrf incf btfss	FSR INDF FSR FSR,4	<pre>;initialize pointer ;to RAM ;clear INDF register ;inc pointer ;all done? ;NO, clear next</pre>
CONTINUE	:		;YES, continue

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-5.





3.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PIC[™] Mid-Range MCU Reference Manual, (DS33023).

3.1 PORTA and the TRISA Register

PORTA is a 6-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register, reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note:	On a Power-on Reset, these pins are con-
	figured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 3-1:	INITIALIZING PORTA

BANKSEL CLRF	PORTA PORTA	; select bank for PORTA ; Initialize PORTA by ; clearing output ; data latches
BANKSEL MOVLW	ADCON1 0x06	; Select Bank for ADCON1 ; Configure all pins
MOVWF MOVLW	ADCON1 0xCF	; as digital inputs ; Value used to
		; initialize data ; direction
MOVWF	TRISA	; Set RA<3:0> as inputs ; RA<5:4> as outputs ; TRISA<7:6> are always ; read as `0'.

FIGURE 3-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS





FIGURE 3-2:

BLOCK DIAGRAM OF RA4/T0CKI PIN



Name	Bit#	Buffer	Function
RA0/AN0	bit 0	TTL	Input/output or analog input.
RA1/AN1	bit 1	TTL	Input/output or analog input.
RA2/AN2	bit 2	TTL	Input/output or analog input.
RA3/AN3/VREF	bit 3	TTL	Input/output or analog input or VREF.
RA4/T0CKI	bit 4	ST	Input/output or external clock input for Timer0. Output is open drain type.
RA5/AN4/SS	bit 5	TTL	Input/output or analog input or slave select input for synchronous serial port.

TABLE 3-1:PORTA FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
05h	PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	_	_	PORTA I	PORTA Data Direction Register						11 1111
9Fh	ADCON1	_	—	—	_	_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note: When using the SSP module in SPI Slave mode and \overline{SS} enabled, the A/D Port Configuration Control bits (PCFG2:PCFG0) in the A/D Control Register (ADCON1) must be set to one of the following configurations: 100, 101, 11x.

3.2 PORTB and the TRISB Register


PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

EXAMPLE 3-2: INITIALIZING PORTB

BANKSEL	PORTB	; Select bank for PORTB
CLRF	PORTB	; Initialize PORTB by
		; clearing output
		; data latches
BANKSEL	TRISB	; Select Bank for TRISB
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.





Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'd together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.


A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

This interrupt-on-mismatch feature, together with software configurable pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key depression. Refer to the Embedded Control Handbook, *"Implementing Wake-Up on Key Stroke"* (AN552).

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION<6>).

FIGURE 3-4: BLOCK DIAGRAM OF RB7:RB4 PINS



IADLE J-J.							
Name	Bit#	Buffer	Function				
RB0/INT	bit 0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.				
RB1	bit 1	TTL	Input/output pin. Internal software programmable weak pull-up.				
RB2	bit 2	TTL	Input/output pin. Internal software programmable weak pull-up.				
RB3	bit 3	TTL	Input/output pin. Internal software programmable weak pull-up.				
RB4	bit 4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.				
RB5	bit 5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.				
RB6	bit 6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.				
RB7	bit 7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.				

TABLE 3-3:PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	PORTB	PORTB Data Direction Register								1111 1111
81h, 181h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

3.3 PORTC and the TRISC Register

PORTC is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

PORTC is multiplexed with several peripheral functions (Table 3-5). PORTC pins have Schmitt Trigger input buffers.


When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

EXAMPLE 3-3: INITIALIZING PORTC

BANKSEL	PORTC	; Select Bank for PORTC
CLRF	PORTC	; Initialize PORTC by
		; clearing output
		; data latches
BANKSEL	TRISC	; Select Bank for TRISC
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs

FIGURE 3-5:

PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit 0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI	bit 1	ST	Input/output port pin or Timer1 oscillator input.
RC2/CCP1	bit 2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	bit 3	ST	RC3 can also be the synchronous serial clock for both SPI and I ² C modes.
RC4/SDI/SDA	bit 4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit 5	ST	Input/output port pin or Synchronous Serial Port data output.
RC6	bit 6	ST	Input/output port pin.
RC7	bit 7	ST	Input/output port pin.

TABLE 3-5: PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

TABLE 3-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC	PORTC Data Direction Register							1111 1111	1111 1111

Legend: x = unknown, u = unchanged

4.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 4-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Additional information on the Timer0 module is available in the PIC[™] Mid-Range MCU Family Reference Manual (DS33023).

4.1 Timer0 Operation

Timer mode is selected by clearing bit T0CS (OPTION<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit T0CS (OPTION<5>). In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 4.3.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. Section 4.4 details the operation of the prescaler.

4.2 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine, before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

FIGURE 4-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



4.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

4.4 Prescaler

There is only one prescaler available, which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa. This prescaler is not readable or writable (see Figure 4-1).

The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0 when the prescaler is assigned to Timer0, will clear the prescaler count but will not change the prescaler assignment.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
01h,101h	TMR0	Timer0	Module F		xxxx xxxx	uuuu uuuu					
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
81h,181h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

TABLE 4-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

5.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- RESET from CCP module trigger

Timer1 has a control register, shown in Register 5-1. Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Figure 5-2 is a simplified block diagram of the Timer1 module.

Additional information on timer modules is available in the PIC[™] Mid-Range MCU Reference Manual, (DS33023).

5.1 Timer1 Operation

Timer1 can operate in one of these modes:

- As a timer
- · As a synchronous counter
- · As an asynchronous counter

The Operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer1 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 8.0).

REGISTER 5-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

0117-0	Unimplemented: Read	as u										
bit 5-4	T1CKPS1:T1CKPS0: ⊤	imer1 Input Clock Pres	cale Select bits									
	11 = 1:8 Prescale value											
	10 = 1:4 Prescale value 01 = 1:2 Prescale value											
	01 = 1.2 Prescale value											
bit 3	T1OSCEN: Timer1 Osci	llator Enable Control bi	t									
	1 = Oscillator is enabled	1										
	0 = Oscillator is shut-off	(The oscillator inverter	is turned off to elimination	te power drain.)								
bit 2	T1SYNC: Timer1 Extern	T1SYNC: Timer1 External Clock Input Synchronization Control bit										
	<u>TMR1CS = 1:</u>											
	-	1 = Do not synchronize external clock input										
	0 = Synchronize external clock input											
		<u>TMR1CS = 0:</u> This bit is ignored. Timer1 uses the internal clock when TMR1CS = '0'.										
L 14 A	-		3K when 1 wire 105 = 0									
bit 1		TMR1CS: Timer1 Clock Source Select bit										
	1 = External clock from0 = Internal clock (Fosc		I (on the rising edge)									
bit 0	TMR1ON: Timer1 On bi	TMR1ON: Timer1 On bit										
	1 = Enables Timer1											
	0 = Stops Timer1											
	Legend:											
	R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'								
	- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown								

5.2 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit T1SYNC (T1CON<2>) has no effect, since the internal clock is always in sync.

5.3 Timer1 Counter Operation

Timer1 may operate in Asynchronous or Synchronous mode, depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

5.4 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RC1/T1OSI when bit T1OSCEN is set, or on pin RC0/T1OSO/T1CKI when bit T1OSCEN is cleared.

If $\overline{T1SYNC}$ is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.





FIGURE 5-1: TIMER1 INCREMENTING EDGE





5.5 Timer1 Operation in Asynchronous Counter Mode

If control bit $\overline{T1SYNC}$ (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow, that will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 5.5.1).

In Asynchronous Counter mode, Timer1 cannot be used as a time base for capture or compare operations.

5.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register. Data in the Timer1 register (TMR1) may become corrupted. Corruption occurs when the timer enable is turned off at the same instant that a ripple carry occurs in the timer module.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PIC[™] Mid-Range MCU

Family Reference Manual (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

5.6 Timer1 Oscillator

A crystal oscillator circuit is built between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 5-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 5-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2							
LP	32 kHz	33 pF	33 pF							
	100 kHz	15 pF	15 pF							
	200 kHz	15 pF	15 pF							
These values are for design guidance only.										
c	Note 1: Higher capacitance increases the stability of oscillator, but also increases the start-up time.									
c ti a	time. 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.									

5.7 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/ clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

5.8 Resetting Timer1 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" signal (CCP1M3:CCP1M0 = 1011), the signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note: The special event triggers from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

5.9 Resetting Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR, or any other RESET, except by the CCP1 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other RESETS, the register is unaffected.

5.10 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TABLE 5-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR		all c	Value on all other RESETS	
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u	
0Ch	PIR1	_	ADIF	_	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000	
8Ch	PIE1	_	ADIE	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000	
0Eh	TMR1L	Holding	Holding register for the Least Significant Byte of the 16-bit TMR1 Register									uuuu	uuuu	
0Fh	TMR1H	Holding	g registe	r for the Mo	st Significa	nt Byte of the	e 16-bit TN	IR1 Regist	er	xxxx	xxxx	uuuu	uuuu	
10h	T1CON	_		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu	

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

6.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register, shown in Register 6-1. Timer2 can be shut-off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 6-1 is a simplified block diagram of the Timer2 module.

Additional information on timer modules is available in the PIC[™] Mid-Range MCU Reference Manual, (DS33023).

6.1 Timer2 Operation

Timer2 can be used as the PWM time-base for PWM mode of the CCP module.

The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

6.2 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:

- A write to the TMR2 register
- A write to the T2CON register
- Any device RESET (Power-on Reset, MCLR , WDT Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.


6.3 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.

6.4 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module, which optionally uses it to generate a shift clock.

FIGURE 6-1: TIMER2 BLOCK DIAGRAM



PIC16F72

REGISTER 6-1:	T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)												
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0					
	bit 7							bit 0					
bit 7	Unimple	nented: Rea	ad as '0'										
bit 6-3	-			put Postscale	e Select bits								
	TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits 0000 = 1:1 Postscale												
	0001 = 1:	0001 = 1:2 Postscale											
	0010 = 1:	3 Postscale											
	•												
	•												
	1111 = 1 :	16 Postscale	9										
bit 2	TMR2ON	: Timer2 On	bit										
	1 = Timei	2 is on											
	0 = Time	2 is off											
bit 1-0	T2CKPS	I:T2CKPS0:	Timer2 Cloc	k Prescale S	elect bits								
	00 = Pre:	scaler is 1											
		scaler is 4											
	1x = Pres	scaler is 16											
	Legend:												
	R = Read	lable bit	W = V	Vritable bit	U = Unim	plemented	bit, read as	'0'					

TABLE 6-1:	REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

- n = Value at POR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR		Valu all c RES	other
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1		ADIF	—	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	0000	0000
8Ch	PIE1	_	ADIE	—	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	0000	0000
11h	TMR2	Timer	Timer2 Module Register									0000	0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
92h	PR2	Timer	2 Period Re	gister						1111	1111	1111	1111

'1' = Bit is set

'0' = Bit is cleared

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

x = Bit is unknown

7.0 READING PROGRAM MEMORY

The FLASH Program Memory is readable during normal operation over the entire VDD range. It is indirectly addressed through Special Function Registers (SFR). Up to 14-bit wide numbers can be stored in memory for use as calibration parameters, serial numbers, packed 7-bit ASCII, etc. Executing a program memory location containing data that forms an invalid instruction results in a NOP.

There are five SFRs used to read the program and memory:

- PMCON1
- PMDATL
- PMDATH
- PMADRL
- PMADRH

The program memory allows word reads. Program memory access allows for checksum calculation and reading calibration tables.

When interfacing to the program memory block, the PMDATH:PMDATL registers form a two-byte word, which holds the 14-bit data for reads. The PMADRH:PMADRL registers form a two-byte word, which holds the 13-bit address of the FLASH location being accessed. This device has up to 2K words of program FLASH, with an address range from 0h to 07FFh. The unused upper bits PMDATH<7:6> and PMADRH<7:5> are not implemented and read as zeros.

R = Readable bit

'1' = Bit is set

7.1 PMADR

The address registers can address up to a maximum of 8K words of program FLASH.

When selecting a program address value, the MSByte of the address is written to the PMADRH register and the LSByte is written to the PMADRL register. The upper MSbits of PMADRH must always be clear.

7.2 PMCON1 Register

PMCON1 is the control register for memory accesses.

The control bit RD initiates read operations. This bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the read operation.

REGISTER 7-1: PMCON1: PROGRAM MEMORY CONTROL REGISTER 1 (ADDRESS 18Ch)

			•••••				···,
R-1	U-0	U-0	U-0	U-0	U-0	U-0	R/S-0
reserved	_	—	_	—	—	—	RD
bit 7							bit 0
Reserved:	Read as '1'						
Unimplem	ented: Read	d as '0'					
RD: Read (Control bit						
1 = Initiates a FLASH read, RD is cleared in hardware. The RD bit can only be set (not cleared) in software.							
0 = Does not initiate a FLASH read							
Legend:							
W = Writab	le bit	U = l	Jnimplement	ed bit, read	as '0'		

S = Settable bit

'0' = Bit is cleared

bit 7 bit 6-1 bit 0

-n = Value at POR

x = Bit is unknown

7.3 Reading the FLASH Program Memory

To read a program memory location, the user must write two bytes of the address to the PMADRL and PMADRH registers and then set control bit, RD (PMCON1<0>). Once the read control bit is set, the program memory FLASH controller will use the second instruction cycle after to read the data. This causes the second instruction immediately following the "BSF PMCON1, RD" instruction to be ignored. The data is available in the very next cycle in the PMDATL and PMDATH registers; therefore, it can be read as two bytes in the following instructions. PMDATL and PMDATH registers will hold this value until another read, or until it is written to by the user (during a write operation).

7.4 Operation During Code Protect

The FLASH program memory control can read anywhere within the program memory, whether or not the program memory is code protected.

This does not compromise the code, because there is no way to rewrite a portion of the program memory, or leave contents of a program memory read in a register while changing modes.

EXAMPLE 7-1: FLASH PROGRAM READ

	PMADRH	; Select Bank for PMADRH
MOVLW	MS_PROG_EE_ADDR	i
MOVWF	PMADRH	; MS Byte of Program Address to read
MOVLW	LS_PROG_EE_ADDR	;
MOVWF	PMADRL	; LS Byte of Program Address to read
BANKSEL	PMCON1	; Select Bank for PMCON1
BSF	PMCON1, RD	; EE Read
		;
NOP		; Any instructions here are ignored as program
NOP		; memory is read in second cycle after BSF PMCON1,RD
		;
		; First instruction after BSF PMCON1, RD executes normally
BANKSEL	PMDATL	; Select Bank for PMDATL
MOVF	PMDATL, W	; W = LS Byte of Program PMDATL
MOVF	PMDATH, W	; W = MS Byte of Program PMDATL

TABLE 7-1: REGISTERS ASSOCIATED WITH PROGRAM FLASH

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value all o RES	ther
10Dh	PMADRL	Address	Registe	r Low By	rte					xxxx xxxx	uuuu	uuuu
10Fh	PMADRH		—	—	Address	Registe	r High B	yte		xxxx xxxx	uuuu	uuuu
10Ch	PMDATL	Data Re	Data Register Low Byte							xxxx xxxx	uuuu	uuuu
10Eh	PMDATH		—	Data Re	Data Register High Byte					xxxx xxxx	uuuu	uuuu
18Ch	PMCON1	(1)		—		_	_	—	RD	10	1	0

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'. Shaded cells are not used during FLASH access.

Note 1: This bit always reads as a '1'.

8.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The CCP (Capture/Compare/PWM) module contains a 16-bit register that can operate as a:

- 16-bit capture register
- 16-bit compare register
- PWM master/slave duty cycle register.

Table 8-1 shows the timer resources of the CCP Module modes.

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable. Additional information on the CCP module is available in the PIC[™] Mid-Range MCU Reference Manual, (DS33023).

TABLE 8-1:CCP MODE - TIMER
RESOURCE

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

REGISTER 8-1: CCPCON1: CAPTURE/COMPARE/PWM CONTROL REGISTER 1 (ADDRESS 17h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 CCPxX:CCPxY: PWM Least Significant bits Capture mode:

	Capture mode:
	Unused
	Compare mode:
	Unused
	PWM mode:
	These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.
bit 3-0	CCPxM3:CCPxM0: CCPx Mode Select bits
	0000 = Capture/Compare/PWM disabled (resets CCPx module)
	0100 = Capture mode, every falling edge
	0101 = Capture mode, every rising edge
	0110 = Capture mode, every 4th rising edge
	0111 = Capture mode, every 16th rising edge
	1000 = Compare mode, set output on match (CCPxIF bit is set)
	1001 = Compare mode, clear output on match (CCPxIF bit is set)
	1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set,
	CCPx pin is unaffected)
	1011 = Compare mode, trigger special event (CCPxIF bit is set, CCPx pin is unaffected); CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
	11xx = PWM mode
	Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

8.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as:

- · Every falling edge
- Every rising edge
- Every 4th rising edge
- Every 16th rising edge


An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

8.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 is configured as an out-
	put, a write to the port can cause a capture
	condition.

FIGURE 8-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



8.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

8.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF, following any such change in Operating mode.

8.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 8-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 8-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON	; Turn CCP module off
MOVLW	NEW_CAPT_PS	; Load the W reg with
		; the new prescaler
		; mode value and CCP ON
MOVWF	CCP1CON	; Load CCP1CON with
		; this value

8.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven High
- Driven Low
- Remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.


The output may become inverted when the mode of the module is changed from Compare/Clear on Match (CCPxM<3:0> = '1001') to Compare/Set on Match (CCPxM<3:0> = '1000'). This may occur as a result of any operation that selectively clears bit CCPxM0, such as a BCF instruction.

When this condition occurs, the output becomes inverted when the instruction is executed. It will remain inverted for all following Compare operations, until the module is reset.

FIGURE 8-2: COMPARE MODE OPERATION BLOCK DIAGRAM

Special event trigger will:

- RESET Timer1, but not set interrupt flag bit TMR1IF (PIR1<0>)
- Set bit GO/DONE (ADCON0<2>) bit, which starts an A/D conversion



8.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note:	Clearing the CCP1CON register will force
	the RC2/CCP1 compare output latch to the
	default low level. This is not the data latch.

8.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

8.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

8.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated that may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCP1 resets the TMR1 register pair, and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	all o	e on other SETS
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	—	ADIF	—		SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	0000	0000
8Ch	PIE1	—	ADIE	—	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	0000	0000
87h	TRISC	PORTC	Data D	irection Re	gister					1111	1111	1111	1111
0Eh	TMR1L	Holding	Registe	er for the Le	ast Signific	ant Byte of	the 16-bit 7	FMR1 Regi	ster	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding	Registe	er for the M	ost Significa	ant Byte of t	he 16-bit T	MR1 Regis	ster	xxxx	xxxx	uuuu	uuuu
10h	T1CON	—		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu
15h	CCPR1L	Capture	Capture/Compare/PWM Register1 (LSB)							xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture	Capture/Compare/PWM Register1 (MSB)							xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

TABLE 8-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

8.3 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.

Figure 8-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see Section 8.3.3.

FIGURE 8-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 8-4) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 8-4: PWM OUTPUT



8.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the formula in Equation 8-1.

EQUATION 8-1: PWM PERIOD

 $PWM period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 6.0) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

8.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. Equation 8-2 is used to calculate the PWM duty cycle in time.

EQUATION 8-2: PWM DUTY CYCLE

PWM duty cycle = (CCPR1L:CCP1CON<5:4>) • TOSC • (TMR2 prescale value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency is calculated using Equation 8-3.

EQUATION 8-3: PWM MAX RESOLUTION

PWM Maximum Resolution = $\frac{\log{(\frac{Fosc}{FpWM})}}{\log(2)}$ bits

Note:	If the PWM duty cycle value is longer than
	the PWM period, the CCP1 pin will not be
	cleared.

For a sample PWM period and duty cycle calculation, see the PIC[™] Mid-Range MCU Reference Manual (DS33023).

8.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 8-3 :	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 8-4: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR		e on ther ETS
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	0000	0000
8Ch	PIE1	—	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	0000	0000
87h	TRISC	PORT	C Data Dire	ction Regis	ter					1111	1111	1111	1111
11h	TMR2	Timer2	Module Re	gister						0000	0000	0000	0000
92h	PR2	Timer2	Module Pe	riod Registe	r					1111	1111	1111	1111
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Captur	e/Compare/	PWM Regis	ter1 (LSB)					xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Captur	Capture/Compare/PWM Register1 (MSB)									uuuu	uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

9.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

9.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

An overview of I²C operations and additional information on the SSP module can be found in the PIC[™] Mid-Range MCU Family Reference Manual (DS33023).

Refer to Application Note AN578, "Use of the SSP Module in the I^2C Multi-Master Environment."

9.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module.

SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) RA5/AN4/SS

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (IDLE state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

STER 9-1:	SSPSTAT: SYNCHRONOUS SERIAL PORT STATUS REGISTER (ADDRESS 94h)										
	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
	SMP	CKE	D/A	Р	S	R/W	UA	BF			
	bit 7							bit 0			
bit 7	SMP: SPI Data Input Sample Phase bits SPI Master mode:										
	 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time (Microwire[®]) <u>SPI Slave mode:</u> 										
	SMP must be cleared when SPI is used in Slave mode I ² C mode:										
	This bit mu	st be mainta	ined clear								
bit 6	CKE: SPI Clock Edge Select bits (Figure 9-2, Figure 9-3, and Figure 9-4)										
	<u>SPI mode, CKP = 0:</u> 1 = Data transmitted on rising edge of SCK (Microwire alternate) 0 = Data transmitted on falling edge of SCK										
	0 = Data tra I ² C mode:	ansmitted on ansmitted on	rising edge	e of SCK (Mid of SCK	crowire def	ault)					
6.14 F		st be mainta		- 1- 3							
bit 5	D/A: Data/Address bit (I ² C mode only) 1 = Indicates that the last byte received or transmitted was data										
				eived or trans							
bit 4	 P: STOP bit (I²C mode only) – This bit is cleared when the SSP module is disabled, or when the START bit is detected last. SSPEN is cleared. 1 = Indicates that a STOP bit has been detected last (this bit is '0' on RESET) 										
	0 = STOP b	oit was not d	etected last		· ·						
bit 3	S: START bit (I ² C mode only) – This bit is cleared when the SSP module is disabled, or when the STOP bit is detected last. SSPEN is cleared.										
	 1 = Indicates that a START bit has been detected last (this bit is '0' on RESET) 0 = START bit was not detected last 										
bit 2	R/W : Read/Write Information bit (I ² C mode only) – This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next START bit, STOP bit, or ACK bit.										
	1 = Read 0 = Write										
bit 1	UA: Update	e Address bi	t (10-bit I ² C	mode only)							
		es that the us s does not n			address in	the SSPADD	register				
bit 0	BF: Buffer	Full Status b	it								
	<u>Receive (SPI and I²C modes):</u> 1 = Receive complete, SSPBUF is full										
	 0 = Receive not complete, SSPBUF is empty <u>Transmit (l²C mode only):</u> 										
	1 = Transm	it in progres it complete,	s, SSPBUF								
	Legend:										
	R = Readal	ole bit	W = W	/ritable bit	U = Unir	nplemented b	oit, read as	'0'			
	- n = Value	at POR	<u>'1' = B</u>	it is set	'0' = Bit	is cleared	x = Bit is u	Inknown			


ER 9-2:	SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)												
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0					
	bit 7							bit 0					
bit 7	WCOL: W	WCOL: Write Collision Detect bit											
		d in software		en while it is	still transmi	tting the pr	evious word	d (must be					
bit 6		Receive Over	flow Indicate	or bit									
DILO	In SPI mo		now mulcall										
	1 = A new of ove must mode by wr 0 = No ov	 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. 0 = No overflow 											
		e is received lon't care" in		SPBUF regi ode. SSPOV									
bit 5	SSPEN: S	Synchronous	Serial Port E	Enable bit									
	1 = Enabl	<u>In SPI mode</u> : 1 = Enables serial port and configures SCK, SDO, and SDI as serial port pins 0 = Disables serial port and configures these pins as I/O port pins											
		In I ² C mode:											
	 1 = Enables the serial port and configures the SDA and SCL pins as serial port pins 0 = Disables serial port and configures these pins as I/O port pins 												
	In both mo	odes, when e	enabled, thes	se pins must	be properly o	configured a	as input or o	utput.					
bit 4						Ū	•	•					
	CKP: Clock Polarity Select bit In SPI mode:												
	 1 = IDLE state for clock is a high level (Microwire[®] default) 0 = IDLE state for clock is a low level (Microwire alternate) 												
	In I ² C mode: SCK release control 1 = Enable clock												
	0 = Holds	clock low (cl	ock stretch -	used to ens	ure data setu	ıp time)							
bit 3-0	SSPM<3:	0>: Synchro	nous Serial F	Port Mode Se	lect bits								
	0000 = SI	SSPM<3:0>: Synchronous Serial Port Mode Select bits 0000 = SPI Master mode, clock = Fosc/4											
		0001 = SPI Master mode, clock = Fosc/16											
		PI Master mo			10								
				TMR2 o <u>utp</u> ut CK pin. SS p		abled.							
							an be used	as I/O pin.					
	$0110 = I^2$	0101 = SPI Slave mode, clock = SCK pin. \overline{SS} pin control disabled. \overline{SS} can be used as I/O pin. 0110 = I ² C Slave mode, 7-bit address											
		0111 = I^2C Slave mode, 10-bit address											
	1011 = I^2C firmware controlled Master mode (Slave IDLE)												
	1110 = I^2C Slave mode, 7-bit address with START and STOP bit interrupts enabled 1111 = I^2C Slave mode, 10-bit address with START and STOP bit interrupts enabled												
	Legend:												
	R = Read	able bit	W = V	Vritable bit	U = Unim	plemented	bit, read as	'0'					
			v		0 - 01111	plomonicu	, 1000 05	~					


'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

x = Bit is unknown





To enable the serial port, SSP enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON register, and then set bit SSPEN. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set and ADCON must be configured such that RA5 is a digital I/O


Note 1: When the SPI is in Slave mode with SS pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the SS pin is set to VDD.

2: If the SPI is used in Slave mode with CKE = '1', then the SS pin control must be enabled.


TABLE 9-1: REGISTERS ASSOCIATED WITH SPI OPERATION	TABLE 9-1 :	REGISTERS ASSOCIATED WITH SPI OPERATION
--	--------------------	---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	0000 0000
8Ch	PIE1	-	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	0000 0000
87h	TRISC	PORTC	Data Dire	ction Regis	ster					1111 1111	1111 1111
13h	SSPBUF	Synchro	nous Seria	al Port Rec	eive Buf	er/Transn	nit Registe	er		xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
85h	TRISA	_	_	PORTA Data Direction Register						11 1111	11 1111
94h	SSPSTAT	_	_	D/A	Р	S	R/W	UA	BF	00 0000	00 0000


Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.











© 2007 Microchip Technology Inc.


9.3 SSP I²C Mode Operation

The SSP module in I²C mode fully implements all slave functions, except general call support and provides interrupts on START and STOP bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the Standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC3/ SCK/SCL pin, which is the clock (SCL), and the RC4/ SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).

FIGURE 9-5: SSP BLOCK DIAGRAM (I²C MODE)



The SSP module has five registers for I²C operation:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with START and STOP bit interrupts enabled
- I²C Slave mode (10-bit address), with START and STOP bit interrupts enabled
- I²C Firmware controlled Master operation, Slave is IDLE

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

Additional information on SSP I²C operation may be found in the PIC[™] Mid-Range MCU Reference Manual (DS33023).

9.3.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

Either or both of the following conditions will cause the SSP module not to give this ACK pulse.

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 9-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the SSP module are shown in timing parameter #100 and parameter #101.

9.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated, if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave device. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address, if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated START condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

9.3.1.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then a no Acknowledge (ACK) pulse is given. An overflow condition is indicated if either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

9.3.1.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master device must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master device by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 9-7).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.


As a slave-transmitter, the ACK pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not ACK), then the data transfer is complete. When the ACK is latched by the slave device, the slave logic is reset (resets SSPSTAT register) and the slave device then monitors for another occurrence of the START bit. If the SDA line was low (ACK), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, pin RC3/SCK/SCL should be enabled by setting bit CKP.

TABLE 9-2:	DATA TRANSFER RECEIVED BYTE ACTIO	NS
IADLE 3-Z.	DATA TRANSFER RECEIVED BITE ACTIO	UND -


	ts as Data s Received			Set bit SSPIF			
BF	SSPOV	$SSPSR \rightarrow SSPBUF$	Generate ACK Pulse	(SSP Interrupt occurs if enabled)			
0	0	Yes	Yes	Yes			
1	0	No	No	Yes			
1	1	No	No	Yes			
0	1	No	No	Yes			

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.









9.3.2 MASTER MODE OPERATION

Master mode operation is supported in firmware using interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle, based on the START and STOP conditions. Control of the I²C bus may be taken when the P bit is set, or the bus is IDLE and both the S and P bits are clear.

In Master mode operation, the SCL and SDA lines are manipulated in firmware by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So, when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received

Master mode operation can be done with either the Slave mode IDLE (SSPM3:SSPM0 = 1011), or with the Slave mode active. When both Master mode operation and Slave modes are used, the software needs to differentiate the source(s) of the interrupt.

For more information on Master mode operation, see AN554 - Software Implementation of l^2C Bus Master.

9.3.3 MULTI-MASTER MODE OPERATION

In Multi-Master mode operation, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle, based on the START and STOP conditions. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is IDLE and both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master mode operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the Slave device continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to retransfer the data at a later time.

For more information on Multi-Master mode operation, see AN578 - Use of the SSP Module in the l^2C Multi-Master Environment.

TABLE 9-3: REGISTER'S ASSOCIATED WITH I'C OPERATION												
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS	
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u	
0Ch	PIR1	—	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	0000 0000	
8Ch	PIE1	—	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-00000	0000 0000	
13h	SSPBUF	Synchron	ous Seria	I Port Recei	ve Buffer	/Transmit	Register			xxxx xxxx	uuuu uuuu	
93h	SSPADD	Synchron	ous Seria	l Port (l ² C n	node) Ad	dress Reg	gister			0000 0000	0000 0000	
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000	
94h	SSPSTAT	SMP ⁽¹⁾	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000	
87h	TRISC	PORTC D	ata Direc	1111 1111	1111 1111							

 TABLE 9-3:
 REGISTERS ASSOCIATED WITH I²C OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in SPI mode.

Note 1: Maintain these bits clear in I^2C mode.

NOTES:

10.0 ANALOG-TO-DIGITAL **CONVERTER (A/D) MODULE**

The analog-to-digital (A/D) converter module has five inputs for the PIC16F72.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The A/D module has three registers:

- A/D Result Register ADRES
- A/D Control Register 0 ADCON0
- ADCON1 A/D Control Register 1

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off and any conversion is aborted.

The ADCON0 register, shown in Register 10-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 10-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or a digital I/O.

For more information on use of the A/D Converter, see AN546 - Use of A/D Converter, or refer to the PIC[™] Mid-Range MCU Family Reference Manual (DS33023).

REGISTER 10-1: ADCON0: A/D CONTROL REGISTER 0 (ADDRESS 1Fh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0				
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON				
	bit 7							bit 0				
bit 7-6	ADCS<1:0	>: A/D Conv	ersion Cloc	k Select bits								
	00 = Fosc	-										
	01 = Fosc 10 = Fosc											
			d from the in	iternal A/D m	nodule RC o	oscillator)						
bit 5-3	CHS<2:0>: Analog Channel Select bits											
	000 = Ch a	annel 0, (RA)/AN0)									
		annel 1, (RA										
		annel 2, (RA2 annel 3, (RA3	,									
		annel 4, (RA										
bit 2	GO/DONE	A/D Conve	rsion Status	bit								
	If ADON =											
				•		/D conversion	,					
		rsion is com		(this dit is al	Itomatically	cleared by ha	roware whe	n the A/D				
bit 1	Unimplem	nented: Rea	d as '0'									
bit 0	ADON: A/	D On bit										
		onverter mod	•	•								
	0 = A/D cc	onverter mod	ule is shut-o	off and consu	mes no ope	erating current						
	Legend:											
	R = Reada			/ritable bit		mplemented bi						
	- n = Value	e at POR	'1' = B	it is set	'0' = Bit	is cleared	x = Bit is ur	nknown				

PIC16F72

REGISTER 10-2: ADCON1: A/D CONTROL REGISTER 1 (ADDRESS 9Fh)

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7-3 Unimplemented: Read as '0'

bit 2-0

PCFG<2:0>: A/D Port Configuration Control bits

PCFG2:PCFG0	RA0	RA1	RA2	RA5	RA3	VREF
000	Α	А	Α	А	А	Vdd
001	Α	А	Α	А	Vref	RA3
010	Α	А	Α	А	А	Vdd
011	Α	А	Α	А	VREF	RA3
100	Α	Α	D	D	А	Vdd
101	Α	А	D	D	VREF	RA3
11x	D	D	D	D	D	Vdd

A = Analog input

D = Digital I/O

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The ADRES register contains the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 10-1.

The value in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.


After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 10.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins/voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared


OR

- Waiting for the A/D interrupt
- 6. Read A/D Result register (ADRES), clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.









10.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 10-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current).

The maximum recommended impedance for analog sources is 10 k Ω . After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, TACQ, see the PICTM Mid-Range MCU Reference Manual, (DS33023). In general, however, given a max of 10 k Ω and at a temperature of 100°C, TACQ will be no more than 16 μ s.

10.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.0 TAD per 8-bit conversion. The source of the A/D conversion clock is software selectable. The four possible options for TAD are:

- 2 Tosc
- 8 Tosc
- 32 Tosc
- Internal RC oscillator (2 6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time as small as possible, but no less than 1.6 μ s and not greater than 6.4 μ s.

Table 10-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

10.3 Configuring Analog Port Pins

The ADCON1, and TRISA registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<2:0> bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins), may cause the input buffer to consume current out of the device specification.

10.4 A/D Conversions

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be updated with the partially completed A/D conversion sample. That is, the ADRES register will continue to contain the value of the last completed conversion (or the last value written to the ADRES register). After the A/D conversion is aborted, a 2 TAD wait is required before the next acquisition is started. After this 2 TAD wait, an acquisition is automatically started on the selected channel. The GO/DONE bit can then be set to start the conversion.

AD Clock	AD Clock Source (TAD)					
Operation	ADCS<1:0>	Max.				
2 Tosc	00	1.25 MHz				
8 Tosc	01	5 MHz				
32 Tosc	10	20 MHz				
RC ^(1, 2)	11	(Note 1)				

TABLE 10-1: TAD VS. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (C))

Note 1: The RC source has a typical TAD time of 4 µs, but can vary between 2-6 µs.

2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for SLEEP operation.

10.5 A/D Operation During SLEEP

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

10.6 Effects of a RESET

A device RESET forces all registers to their RESET state. The A/D module is disabled and any conversion in progress is aborted. All A/D input pins are configured as analog inputs.

The ADRES register will contain unknown data after a Power-on Reset.

10.7 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP1 module. This requires that the CCP1M3:CCP1M0 bits (CCP1CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done_before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	ADIF	_	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	—	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
1Eh	ADRES	A/D Res	ult Regist	er						xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	—	—	—	_	—	PCFG2	PCFG1	PCFG0	000	000
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	_	_	PORTA D	PORTA Data Direction Register						11 1111

TABLE 10-2: REGISTERS/BITS ASSOCIATED WITH A/D

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

NOTES:

11.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving Operating modes and offer code protection:

- Oscillator Selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- In-Circuit Serial Programming

These devices have a Watchdog Timer, which can be enabled or disabled using a configuration bit. It runs off its own RC oscillator for added reliability.

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in RESET while the power supply stabilizes, and is enabled or disabled using a configuration bit. With these two timers on-chip, most applications need no external RESET circuitry. SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up, or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. Configuration bits are used to select the desired oscillator mode.

Additional information on special features is available in the PIC[™] Mid-Range Reference Manual (DS33023).

11.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space, which can be accessed only during programming.

U-1 U-1	U-1	U-1	U-1	U-1	U-1	u-1	U-1	u-1	u-1	u-1	u-1	u-1
	_				_	BOREN	—	CP	PWRTEN	WDTEN	F0SC1	F0SC0
bit13												bit0
oit 13-7	Unimp	emente	d: Read	as '1'								
oit 6	BORE	I: Browr	n-out Re	set Ena	ble bit ⁽²⁾)						
		R enable R disable										
oit 5	Unimp	emente	d: Read	l as '1'								
oit 4			-	emory (Code Pr	otection bit	t					
		le proteo nemory		s code j	protecte	d						
oit 3	PWRTE	N: Pow	er-up Ti	mer Ena	able bit							
		RT disal RT enat										
oit 2		: Watch	•	ner Enat	ole bit							
		T enable T disabl										
oit 1-0	FOSC1	:FOSCO	: Oscilla	ator Sele	ection bi	ts						
		C oscilla										
		S oscillat oscillat										
		oscillat										
	Note	1: The	erased	(unprog	Iramme	d) value of	the co	nfigura	ition word is	s 3FFFh.		
		the		f bit PV					Power-up Ti Timer is er			

Logona.		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '1'
- n = Value when device is ur	nprogrammed	u = Unchanged from programmed state

11.2 Oscillator Configurations

11.2.1 OSCILLATOR TYPES


The PIC16F72 can be operated in four different Oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

11.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKI and OSC2/CLKO pins to establish oscillation (Figure 11-1). The PIC16F72 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in HS mode, the device can accept an external clock source to drive the OSC1/CLKI pin (Figure 11-2). See Figure 14-1 or Figure 14-2 (depending on the part number and VDD range) for valid external clock frequencies.

FIGURE 11-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)






TABLE 11-1: CERAMIC RESONATORS (FOR DESIGN GUIDANCE ONLY)

Typical Capacitor Values Used:							
Mode	Freq	OSC1	OSC2				
XT	455 kHz	56 pF	56 pF				
	2.0 MHz	47 pF	47 pF				
	4.0 MHz	33 pF	33 pF				
HS	8.0 MHz	27 pF	27 pF				
	16.0 MHz	22 pF	22 pF				

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes at the bottom of page 62 for additional information.

TABLE 11-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR (FOR DESIGN GUIDANCE ONLY)

Osc Type	Crystal Freq	Typical Capacitor Values Tested:			
	печ	C1	C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	200 kHz	56 pF	56 pF		
	1 MHz	15 pF	15 pF		
	4 MHz	15 pF	15 pF		
HS	4 MHz	15 pF	15 pF		
	8 MHz	15 pF	15 pF		
	20 MHz	15 pF	15 pF		

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.


See the notes following this table for additional information.

- Note 1: Higher capacitance increases the stability of oscillator, but also increases the start-up time.
 - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **3:** Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - **4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

11.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 11-3 shows how the R/C combination is connected to the PIC16F72.





11.3 **RESET**


The PIC16F72 differentiates between various kinds of RESET:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)
- Brown-out Reset (BOR)

Some registers are not affected in any RESET condition. Their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on Power-on Reset (POR), on the MCLR and WDT Reset, on MCLR Reset during SLEEP, and Brown-out Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different RESET situations, as indicated in Table 11-4. These bits are used in software to determine the nature of the RESET. See Table 11-6 for a full description of RESET states of all registers.

A simplified block diagram of the on-chip RESET circuit is shown in Figure 11-4.






11.4 MCLR

PIC16F72 device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

The behavior of the ESD protection on the MCLR pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 11-5, is suggested.

FIGURE 11-5:



11.5 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.7V). To take advantage of the POR, tie the MCLR pin to VDD, as described in Section 11.4. A maximum rise time for VDD is specified. See Section 14.0, Electrical Characteristics for details.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met. For more information, see Application Note, *AN607- Power-up Trouble Shooting* (DS00607).

11.6 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an accept-able level. A configuration bit is provided to enable/ disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature and process variation. See DC parameters for details (TPWRT, parameter #33).

11.7 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycles (from OSC1 input) delay after the PWRT delay is over (if enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

11.8 Brown-out Reset (BOR)

The configuration bit, BOREN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter D005, about 4V) for longer than TBOR (parameter #35, about 100 μ s), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a RESET may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer then keeps the device in RESET for TPWRT (parameter #33, about 72 ms). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR, with the Power-up Timer Reset. The Power-up Timer is always enabled when the Brown-out Reset circuit is enabled, regardless of the state of the PWRT configuration bit.

11.9 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of RESET.

If MCLR is kept low long enough, all delays will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F72 device operating in parallel.

Table 11-5 shows the RESET conditions for the STATUS, PCON and PC registers, while Table 11-6 shows the RESET conditions for all the registers.

11.10 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON, has two bits to indicate the type of RESET that last occurred.

Bit0 is Brown-out Reset Status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if bit BOR cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the BOR bit is unpredictable.

Bit1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

Ossillator Configuration	Power	-up	Drown out	Wake-up from	
Oscillator Configuration	PWRTEN = 0	PWRTEN = 1	Brown-out	SLEEP	
XT, HS, LP	72 ms + 1024 Tosc	1024 Tosc	72 ms + 1024 Tosc	1024 Tosc	
RC	72 ms	_	72 ms	_	

TABLE 11-4: STATUS BITS AND THEIR SIGNIFICANCE

POR (PCON<1>)	BOR (PCON<0>)	TO (STATUS<4>)	PD (STATUS<3>)	Significance
0	х	1	1	Power-on Reset
0	x	0	x	Illegal, TO is set on POR
0	х	x	0	Illegal, PD is set on POR
u	0	1	1	Brown-out Reset
u	u	0	1	WDT Reset
u	u	0	0	WDT Wake-up
u	u	u	u	MCLR Reset during normal operation
u	u	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

TABLE 11-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register	
Power-on Reset	000h	0001 1xxx	0x	
MCLR Reset during normal operation	000h	000u uuuu	uu	
MCLR Reset during SLEEP	000h	0001 0uuu	uu	
WDT Reset	000h	0000 luuu	uu	
WDT Wake-up	PC + 1	uuu0 0uuu	uu	
Brown-out Reset	000h	0001 luuu	u0	
Interrupt Wake-up from SLEEP	PC + 1 ⁽¹⁾	uuul 0uuu	uu	

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 11-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset	Wake-up via WDT or Interrupt		
W	xxxx xxxx	uuuu uuuu	uuuu uuuu		
INDF	N/A	N/A	N/A		
TMR0	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PCL	0000h	0000h	PC + 1 ⁽²⁾		
STATUS	0001 1xxx	000q quuu (3)	uuuq quuu ⁽³⁾		
FSR	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PORTA	0x 0000	Ou 0000	uu uuuu		
PORTB	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PORTC	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PCLATH	0 0000	0 0000	u uuuu		
INTCON	x000 0000 x	0000 000u	uuuu uuuu (1)		
PIR1	-0 0000	-0 0000	-u uuuu (1)		
TMR1L	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TMR1H	xxxx xxxx	uuuu uuuu	uuuu uuuu		
T1CON	00 0000	uu uuuu	uu uuuu		
TMR2	0000 0000	0000 0000	uuuu uuuu		
T2CON	-000 0000	-000 0000	-uuu uuuu		
SSPBUF	xxxx xxxx	uuuu uuuu	uuuu uuuu		
SSPCON	0000 0000	0000 0000	uuuu uuuu		
CCPR1L	xxxx xxxx	uuuu uuuu	uuuu uuuu		
CCPR1H	xxxx xxxx	uuuu uuuu	uuuu uuuu		
CCP1CON	00 0000	00 0000	uu uuuu		
ADRES	xxxx xxxx	uuuu uuuu	uuuu uuuu		
ADCON0	0000 00-0	0000 00-0	uuuu uu-u		
OPTION	1111 1111	1111 1111	uuuu uuuu		
TRISA	11 1111	11 1111	uu uuuu		
TRISB	1111 1111	1111 1111	uuuu uuuu		
TRISC	1111 1111	1111 1111	uuuu uuuu		
PIE1	-0 0000	-0 0000	-u uuuu		
PCON	dd	uu	uu		
PR2	1111 1111	1111 1111	1111 1111		
SSPADD	0000 0000	0000 0000	uuuu uuuu		
SSPSTAT	00 0000	00 0000	uu uuuu		
ADCON1	000	000	uuu		
PMDATL	0 0000	0 0000	u uuuu		
PMADRL	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PMDATH	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PMADRH	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PMCON1	1 0	1 0	1u		

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear.

Note 1: One or more bits in INTCON, PIR1 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 11-5 for RESET value for specific condition.






FIGURE 11-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH RC NETWORK): CASE 1





FIGURE 11-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH RC NETWORK): CASE 2






FIGURE 11-9: SLOW RISE TIME (MCLR TIED TO VDD THROUGH RC NETWORK)

11.11 Interrupts

The PIC16F72 has up to eight sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set, regard-				
	less of the status of their corresponding				
	mask bit, or the GIE bit.				

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the Special Function Register, PIR1. The corresponding interrupt enable bits are contained in Special Function Register, PIE1, and the peripheral interrupt enable bit is contained in Special Function Register INTCON.

When an interrupt is serviced, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack, and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs, relative to the current Q cycle. The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, PEIE bit, or the GIE bit.




FIGURE 11-10: INTERRUPT LOGIC

11.11.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered, either rising, if bit INTEDG (OPTION<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 11.14 for details on SLEEP mode.

11.11.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit TMR0IE (INTCON<5>) (see Section 4.0).

11.11.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>) (see Section 3.2).

11.12 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W, STATUS registers). This will have to be implemented in software, as shown in Example 11-1.

For the PIC16F72 device, the register W_TEMP must be defined in both banks 0 and 1 and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 20h in bank 0, it must also be defined at A0h in bank 1). The register STATUS_TEMP is only defined in bank 0.

EXAMPLE 11-1: SAVING STATUS, W AND PCLATH REGISTERS IN RAM

MOVWF	W_TEMP	;Copy W to TEMP register
SWAPF	STATUS,W	;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:		
:(ISR)		;Insert user code here
:		
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

11.13 Watchdog Timer (WDT)

The Watchdog Timer is a free running, on-chip RC oscillator that does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

The WDT can be permanently disabled by clearing configuration bit WDTEN (see Section 11.1).

WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT prescaler (actually a postscaler, but shared with the Timer0 prescaler) may be assigned using the OPTION register.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.
 - 2: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.




FIGURE 11-11: WATCHDOG TIMER BLOCK DIAGRAM

TABLE 11-7: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	BOREN ⁽¹⁾		CP	PWRTEN ⁽¹⁾	WDTEN	FOSC1	FOSC0
81h,181h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 11-1 for operation of these bits.

11.14 Power-down Mode (SLEEP)

Power-down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit (STATUS<3>) is cleared, the TO (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSs for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

11.14.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a peripheral interrupt.

External MCLR Reset will cause a device RESET. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the STATUS register can be used to determine the cause of the device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from SLEEP:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. CCP Capture mode interrupt.
- 3. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 4. SSP (START/STOP) bit detect interrupt.
- SSP transmit or receive in Slave mode (SPI/I²C).
- 6. A/D conversion (when A/D clock source is RC).

Other peripherals cannot generate interrupts since during SLEEP, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

11.14.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 11-12: WAKE-UP FROM SLEEP THROUGH INTERRUPT

DSC1 CLKO ⁽⁴⁾	; Q1 Q2 Q3 Q4; /~/ \/				; Q1 Q2 Q3 Q4; ;/~_/~_/~_/ \/		
NT pin	ı ı ıı				I I	1 1	
NTF Flag INTCON<1>)					Interrupt Latency (Note 2)	· · · · · · · · · · · · · · · · · · ·	
GIE bit INTCON<7>)			Processor in			1 1 1	
NSTRUCTIO	N FLOW				ı ı ı ı	1	
PC	X PC	(PC+1	<u>χ PC+2</u>	PC+2	X PC + 2	<u> 0004h </u> X	0005h
etched	Inst(PC) = SLEEP	Inst(PC + 1)	1 1 1 1	Inst(PC + 2)	1 I 1 I	Inst(0004h)	Inst(0005h)
nstruction	Inst(PC - 1)	SLEEP	· · ·	Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)

ote 1: XT, HS or LP Oscillator mode assumed.

- 2: TOST = 1024 TOSC (drawing not to scale) This delay will not be there for RC Osc mode.
- 3: GIE = '1' assumed. In this case, after wake-up, the processor jumps to the interrupt routine.
 - If GIE = '0', execution will continue in-line.
 - 4: CLKO is not available in these Osc modes, but shown here for timing reference.

11.15 Program Verification/ Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

11.16 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the four Least Significant bits of the ID location are used.


11.17 In-Circuit Serial Programming

PIC16F72 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground, and the programming voltage (see Figure 11-13 for an example). This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For general information of serial programming, please refer to the In-Circuit Serial Programming[™] (ICSP[™]) Guide (DS30277). For specific details on programming commands and operations for the PIC16F72 devices, please refer to the latest version of the PIC16F72 FLASH Program Memory Programming Specification (DS39588).

FIGURE 11-13:

TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



12.0 INSTRUCTION SET SUMMARY

Each PIC16F72 instruction is a 14-bit word divided into an OPCODE that specifies the instruction type and one or more operands that further specify the operation of the instruction. The PIC16F72 instruction set summary in Table 12-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 12-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven-bit constant or literal value.

TABLE 12-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
TO	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles, with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Table 12-2 lists the instructions recognized by the MPASMTM assembler.


Figure 12-1 shows the general formats that the instructions can have.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 12-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the PIC[™] Mid-Range MCU Family Reference Manual (DS33023).

Mnemonic, Operands		Description			14-Bit Opcode			Status	Notes
				MSb			LSb	Affected	Note
		BYTE-ORIENTED FILE	REGISTER OPEI	RATIC	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff			-
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C.DC.Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110		ffff	z	1,2
	,	BIT-ORIENTED FILE			NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01		bfff			3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
	,	LITERAL AND CO		ONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000			
RETLW	k	Return with literal in W	2	11		kkkk			
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110		TO,PD	
SUBLW	k	Subtract W from literal	1	11		kkkk		C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11		kkkk		Z	
					7070			1 -	

TABLE 12-2: PIC16F72 INSTRUCTION SET

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PIC[™] Mid-Range MCU Family Reference Manual (DS33023).

12.1 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[label] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' = '0', the result is stored in the W register. If 'd' = '1', the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' = '0', the result is stored in the W register. If 'd' = '1', the result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND Literal with W
Syntax:	[label] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' = '0', the next instruction is executed. If bit 'b' = '1', then the next instruction is discarded and a NOP is executed instead, making this a 2 TCY instruction.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \le f \le 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

BTFSC	Bit Test, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' = '1', the next instruction is executed. If bit 'b' in register 'f' = '0', the next instruction is discarded, and a NOP is executed instead, making this a 2 TCY instruction.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow (\text{W}) \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

CALL	Call Subroutine	CLRWDT	Clear Watchdog Timer
Syntax:	[<i>label</i>] CALL k	Syntax:	[label] CLRWDT
Operands:	$0 \le k \le 2047$	Operands:	None
Operation:	(PC) + 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>	Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \end{array}$
Status Affected:	None		$1 \rightarrow PD$
Description:	Call Subroutine. First, return	Status Affected:	TO, PD
	address (PC+1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' = '0', the result is stored in W. If 'd' = '1', the result is stored back in register 'f'.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

DECF	Decrement f	INCF	Increment f
Syntax:	[label] DECF f,d	Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)	Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	Decrement register 'f'. If 'd' = '0', the result is stored in the W register. If 'd' = '1', the result is stored back in register 'f'.	Description:	The contents of register 'f' are incremented. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is placed back in register 'f'.

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[label] DECFSZ f,d	Syntax:	[<i>label</i>] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0	Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2 TCY instruction.	Description:	The contents of register 'f' are incremented. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is placed back in register 'f'. If the result is '1', the next instruc- tion is executed. If the result is '0', a NOP is executed instead, making it a 2 Tcy instruction.

IORLW	Inclusive OR Literal with W	MC
Syntax:	[<i>label</i>] IORLW k	Sy
Operands:	$0 \le k \le 255$	Op
Operation:	(W) .OR. $k \rightarrow$ (W)	Op
Status Affected:	Z	Sta
Description:	The contents of the W register are OR'd with the eight-bit literal 'k'. The result is placed in the W register.	De

MOVLW	Move Literal to W	
Syntax:	[<i>label</i>] MOVLW k	
Operands:	$0 \le k \le 255$	
Operation:	$k \rightarrow (W)$	
Status Affected:	None	
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as '0's.	

IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is placed back in register 'f'.

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are moved to a destination dependant upon the status of 'd'. If 'd' = '0', the destination is W register. If 'd' = '1', the destination is file reg- ister 'f' itself. 'd' = '1' is useful to test a file register, since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

RETFIE	Return from Interrupt	RLF	Rotate Left f through Carry
Syntax:	[label] RETFIE	Syntax:	[<i>label</i>] RLF f,d
Operands:	None	Operands:	$0 \le f \le 127$
Operation:	$TOS \rightarrow PC$,		d ∈ [0,1]
	$1 \rightarrow \text{GIE}$	Operation:	See description below
Status Affected:	None	Status Affected:	С
		Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is stored back in register 'f'. -C Register f

RETLW	Return with Literal in W	RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RETLW k	Syntax:	[<i>label</i>] RRF f,d
Operands:	$0 \le k \le 255$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC	Operation:	See description below
Status Affected:	None	Status Affected:	С
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is placed back in register 'f'. Register f

RETURN	Return from Subroutine	SLEEP				
Syntax:	[label] RETURN	Syntax:	[label] SLEEP			
Operands:	None	Operands:	None			
Operation:	$TOS\toPC$	Operation:	00h \rightarrow WDT,			
Status Affected:	None		$0 \rightarrow WDT$ prescaler, 1 $\rightarrow TO$,			
Description:	Return from subroutine. The stack		$0 \rightarrow PD$			
	is POPed and the top of the stack (TOS) is loaded into the program	Status Affected:	TO, PD			
	counter. This is a two-cycle instruction.	Description:	The power-down status bit, \overline{PD} is cleared. Time-out status bit, \overline{TO} is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP			

mode with the oscillator stopped.

SUBLW	Subtract W from Literal						
Syntax:	[<i>label</i>] SUBLW k						
Operands:	$0 \le k \le 255$						
Operation:	$k \text{ - (W)} \rightarrow (W)$						
Status Affected:	C, DC, Z						
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.						

XORLW	Exclusive OR Literal with W						
Syntax:	[label] XORLW k						
Operands:	$0 \le k \le 255$						
Operation:	(W) .XOR. $k \rightarrow (W)$						
Status Affected:	Z						
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.						

SUBWF	Subtract W from f						
Syntax:	[label] SUBWF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$						
Operation:	(f) - (W) \rightarrow (destination)						
Status Affected:	C, DC, Z						
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' = '0', the result is stored in the W register. If 'd' = '1', the result is stored back in register 'f'.						

XORWF	Exclusive OR W with f					
Syntax:	[label] XORWF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	(W) .XOR. (f) \rightarrow (destination)					
Status Affected:	Z					
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' = '0', the result is stored in the W register. If 'd' = '1', the result is stored back in register 'f'.					

SWAPF	Swap Nibbles in f
Syntax:	[<i>label</i>] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>), (f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' = '0', the result is placed in W register. If 'd' = '1', the result is placed in register 'f'.

13.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - ICEPIC™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD
- Device Programmers
 - PRO MATE[®] II Universal Device Programmer
- PICSTART[®] Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™]1 Demonstration Board
 - PICDEM 2 Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - KEELOQ[®] Demonstration Board

13.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows[®]-based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- A full-featured editor
- A project manager
- Customizable toolbar and key mapping
- · A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC emulator and simulator tools (automatically updates all project information)
- Debug using:
- source files
- absolute listing file
- machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

13.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PIC MCU's.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

13.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

13.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

13.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

13.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows environment were chosen to best make these features available to you, the end user.

13.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

13.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PIC MCUs and can be used to develop for this and other PIC microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial ProgrammingTM protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time.

13.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PIC devices. It can also set code protection in this mode.

13.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PIC devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

13.11 PICDEM 1 Low Cost PIC Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44, All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

13.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I^2C^{TM} bus and separate headers for connection to an LCD module and a keypad.

13.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

13.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

13.15 KEELOQ Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

TABLE 13-1: DEVELOPMENT TOOLS FROM MICROCHIP

	PIC12CXXX	PIC14000	PIC16C5X	PIC16C6X	VXX381219	PIC16F62X	X7Oði Olq	(X7O81OI9	PIC16C8X/ PIC16C8X	PIC16F8X	(X6D81DI9	X43713I9	(XTOTIOI9	PIC18CXX	PIC18FXX	83CXX 52CXX/ 54CXX/	хххэн	МСКFXXX	MCP2510
MPLAB [®] Integrated Development Environment	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>				
MPLAB [®] C17 C Compiler				1								>	>						
MPLAB [®] C18 C Compiler														>	>				
MPLINK TM Assembler/ MPLINK TM Object Linker	`	>	>	>	^	~	>	>	>	>	>	>	>	>	>	>	>		
MPLAB® ICE In-Circuit Emulator	~	~	>	>	~	×*`	>	>	>	~	>	>	>	~	~				
ICEPIC TM In-Circuit Emulator	>		>	>	>		>	>	>		>								
MPLAB® ICD In-Circuit Debugger				*>			* >			>					>				
PICSTART [®] Plus Entry Level Development Programmer	>	>	>	>	>	**^	>	`	`	`	>	>	>	>	>				
PRO MATE® II Universal Device Programmer	>	>	>	>	>	**/	^	^	^	^	>	>	>	>	>	>	>		
PICDEM TM 1 Demonstration Board			>		>		÷+		>			>							
PICDEM [™] 2 Demonstration Board				.↓			.↓							>	>				
PICDEM TM 3 Demonstration Board											>								
PICDEM TM 14A Demonstration Board		>																	
PICDEM TM 17 Demonstration Board													>						
KEELoQ [®] Evaluation Kit																	>		
KEELoq® Transponder Kit																	>		
microlD™ Programmer's Kit																		~	
125 kHz microlD™ Developer's Kit																		>	
125 kHz Anticollision microlD™ Developer's Kit																		`	
13.56 MHz Anticollision microlD TM Developer's Kit																		>	
MCD0610 CAN Barrelande Mit																			>

** Contact Microchip Technology Inc. for availability date.
[†] Development tool is available on select devices.

NOTES:


14.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †


Ambient temperature under bias55 to +1	25°C
Storage temperature	50°C
Voltage on any pin with respect to Vss (except VDD, MCLR. and RA4)0.3V to (VDD + 0	0.3V)
Voltage on VDD with respect to Vss	+6.5V
Voltage on MCLR with respect to Vss (Note 2)0 to +1	
Voltage on RA4 with respect to Vss0 to -	+12V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	0 mA
Maximum current into VDD pin	0 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	0 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	0 mA
Maximum output current sunk by any I/O pin2	5 mA
Maximum output current sourced by any I/O pin	5 mA
Maximum current sunk by PORTA, PORTB	0 mA
Maximum current sourced by PORTA, PORTB	0 mA
Maximum current sunk by PORTC	0 mA
Maximum current sourced by PORTC	0 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD - VOH) x IOH} + \sum (VOI x	x Iol)
2: Voltage spikes at the MCLR pin may cause unpredictable results. A series resistor of greater than should be used to pull MCLR to VDD, rather than tying the pin directly to VDD.	1 kΩ

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIC16F72







14.1 DC Characteristics: PIC16F72 (Industrial, Extended) PIC16LF72 (Industrial)

PIC16L (Indus							itions (unless otherwise stated) $^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial
PIC16F (Indus	72 strial, Ex	tended)				ire -40	itions (unless otherwise stated) $^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial $^{\circ}C \leq TA \leq +125^{\circ}C$ for extended
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Vdd	Supply Voltage					
D001		PIC16LF72	2.0 2.5 2.2		5.5 5.5 5.5	V V V	A/D not used, -40°C to +85°C A/D in use, -40°C to +85°C A/D in use, 0°C to +85°C
D001 D001A		PIC16F72	4.0 Vbor*	_	5.5 5.5	V V	All configurations BOR enabled (Note 7)
D002*	Vdr	RAM Data Retention Voltage (Note 1)		1.5	—	V	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	Vss	_	V	See section on Power-on Reset for details
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	_	V/ms	See section on Power-on Reset for details
D005	VBOR	Brown-out Reset Voltage	3.65	4.0	4.35	V	BOREN bit in configuration word enabled

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
- **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- **5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

14.1 DC Characteristics: PIC16F72 (Industrial, Extended) PIC16LF72 (Industrial) (Continued)

PIC16LI (Indus							itions (unless otherwise stated) °C \leq TA \leq +85°C for industrial
PIC16F7 (Indus	72 strial, Ex	tended)				ire -40	itions (unless otherwise stated) $P^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial $P^{\circ}C \leq TA \leq +125^{\circ}C$ for extended
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Idd	Supply Current (Notes 2, 5	5)				
D010		PIC16LF72	_	0.4	2.0	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)
D010A			—	25	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D010		PIC16F72	-	0.9	4	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 5.5V (Note 4)
D013			—	5.2	15	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V
D015*	Δ Ibor	Brown-out Reset Current (Note 6)		25	200	μA	BOR enabled, VDD = 5.0V
	IPD	Power-down Current (Note	es 3, 5)				
D020 D021		PIC16LF72	_	2.0 0.1	30 5	μΑ μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, -40°C to +85°C
D020 D021		PIC16F72	—	5.0 0.1	42 19	μΑ μΑ	$VDD = 4.0V$, WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$ $VDD = 4.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$
D023*	Δ Ibor	Brown-out Reset Current (Note 6)		25	200	μA	BOR enabled, VDD = 5.0V

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD \overline{MCLR} = VDD; WDT enabled/disabled as specified.

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- **5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

14.2 DC Characteristics: PIC16F72 (Industrial, Extended) PIC16LF72 (Industrial)

	ARACTE	RISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extendedOperating voltage VDD range as described in DC Specification, Section 14.1.							
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
	VIL	Input Low Voltage								
		I/O ports								
D030		with TTL buffer	Vss	_	0.15 Vdd	V	For entire VDD range			
D030A			Vss	_	0.8V	V	$4.5V \le VDD \le 5.5V$			
D031		with Schmitt Trigger buffer	Vss	_	0.2 Vdd	V				
D032		MCLR, OSC1 (in RC mode)	Vss	—	0.2 Vdd	V				
D033		OSC1 (in XT and LP mode)	Vss	_	0.3V	V	(Note 1)			
		OSC1 (in HS mode)	Vss	_	0.3 Vdd	V	(Note 1)			
	Vih	Input High Voltage								
		I/O ports								
D040		with TTL buffer	2.0	_	Vdd	V	$4.5V \le VDD \le 5.5V$			
D040A			0.25 VDD + 0.8V	_	Vdd	V	For entire VDD range			
D041		with Schmitt Trigger buffer	0.8 Vdd	—	Vdd	V	For entire VDD range			
D042		MCLR	0.8 Vdd	—	Vdd	V				
D042A		OSC1 (in XT and LP mode)	1.6V	—	Vdd	V	(Note 1)			
		OSC1 (in HS mode)	0.7 Vdd	—	Vdd	V	(Note 1)			
D043		OSC1 (in RC mode)	0.9 Vdd		Vdd	V				
D070	IPURB	PORTB Weak Pull-up Current	50	250	400	μA	VDD = 5V, VPIN = VSS			
	lı∟	Input Leakage Current (Notes	2, 3)							
D060		I/O ports	_		±1	μA	$Vss \le VPIN \le VDD$, Pin at hi-impedance			
D061		MCLR, RA4/T0CKI	—	_	±5	μA	$Vss \le VPIN \le VDD$			
D063		OSC1	—	—	±5	μΑ	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F72 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

14.2 DC Characteristics: PIC16F72 (Industrial, Extended) PIC16LF72 (Industrial) (Continued)

	ARACTE	RISTICS	$ \begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
	Vol	Output Low Voltage								
D080		I/O ports	—	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C			
D083		OSC2/CLKO (RC osc config)	_	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C			
	Vон	Output High Voltage								
D090		I/O ports (Note 3)	Vdd - 0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С			
D092		OSC2/CLKO (RC osc config)	Vdd - 0.7	—	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C			
D150*	Vod	Open Drain High Voltage	—	—	12	V	RA4 pin			
		Capacitive Loading Specs on	Output Pins							
D100	Cosc2	OSC2 pin	_	—	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1			
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	—	50	pF				
D102	Св	SCL, SDA in I ² C mode	—	-	400	pF				
		Program FLASH Memory		- i I			1			
D130	ЕР	Endurance	100	1000	—	E/W	25°C at 5V			
D131	Vpr	VDD for read	2.0	—	5.5	V				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F72 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.


3: Negative current is defined as current sourced by the pin.

14.3 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2p	pS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowerca	se letters (pp) and their meanings:		
рр			
СС	CCP1	osc	OSC1
ck	CLKO	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperca	se letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st (¹² C specifications only)		
CC	••		
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

FIGURE 14-3: LOAD CONDITIONS






TABLE 14-1: EXTERNAL CLOCK TIMING REQUIREMENTS	TABLE 14-1:	EXTERNAL CLOCK TIMING REQUIREMENTS
--	-------------	------------------------------------

Parameter No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKI Frequency	DC		1	MHz	XT Osc mode
		(Note 1)	DC	—	20	MHz	HS Osc mode
			DC	—	32	kHz	LP Osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	—	4	MHz	XT Osc mode
			4	—	20	MHz	HS Osc mode
			5	_	200	kHz	LP Osc mode
1	Tosc	External CLKI Period	1000	—	—	ns	XT Osc mode
		(Note 1)	50	—		ns	HS Osc mode
			5	_		ms	LP Osc mode
		Oscillator Period	250	—		ns	RC Osc mode
		(Note 1)	250	—	10,000	ns	XT Osc mode
			50	—	250	ns	HS Osc mode
			5	—	—	ms	LP Osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	500	—	—	ns	XT oscillator
	TosH	High or Low Time	2.5	—	—	ms	LP oscillator
			15	_	—	ns	HS oscillator
4	TosR,	External Clock in (OSC1)	—	—	25	ns	XT oscillator
	TosF	Rise or Fall Time	—	—	50	ns	LP oscillator
			—	—	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.






TABLE 14-2: CLKO AND I/O TIMING REQUIREMENTS
--

Param No.	Symbol	Charact	eristic	Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKO↓		_	75	200	ns	(Note 1)
11*	TosH2ckH	OSC1↑ to CLKO↑		_	75	200	ns	(Note 1)
12*	TckR	CLKO rise time	CLKO rise time			100	ns	(Note 1)
13*	TckF	CLKO fall time		_	35	100	ns	(Note 1)
14*	TckL2ioV	CLKO↓ to Port out valid		_	-	0.5 TCY + 20	ns	(Note 1)
15*	TioV2ckH	Port in valid before CLKO↑		Tosc + 200	—	—	ns	(Note 1)
16*	TckH2iol	Port in hold after CLKO↑		0	—	—	ns	(Note 1)
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid		_	100	255	ns	
18*	TosH2iol	OSC1 [↑] (Q2 cycle) to	Standard (F)	100	—	—	ns	
		Port input invalid (I/O in hold time)	Extended (LF)	200	—	—	ns	
19*	TioV2osH	Port input valid to OSC11	(I/O in setup time)	0	—	—	ns	
20*	TioR	Port output rise time	Standard (F)	_	10	40	ns	
			Extended (LF)	_	-	145	ns	
21*	TioF	Port output fall time	Standard (F)	_	10	40	ns	
			Extended (LF)	—	—	145	ns	
22††*	TINP	INT pin high or low time		Тсү	—	—	ns	
23††*	Trbp	RB7:RB4 change INT hig	n or low time	Тсү	-	—	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

†† These parameters are asynchronous events, not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.




FIGURE 14-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING





TABLE 14-3:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,
AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_	-	μs	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	—	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +85°C
34	Tioz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	_	_	μs	$VDD \le VBOR (D005)$

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 14-4: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Symbol		Characteristic		Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse	Width	No Prescaler	0.5 Tcy + 20	—		ns	Must also meet
				With Prescaler	10	—	_	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse	Width	No Prescaler	0.5 TCY + 20	—	_	ns	Must also meet
				With Prescaler	10	—	_	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	—	_	ns	
				With Prescaler	Greater of: 20 or <u>Tcy + 40</u> N		_	ns	N = prescale value (2, 4,, 256)
45*	Tt1H	T1CKI High Time	Synchronous, Pr	escaler = 1	0.5 TCY + 20	—	_	ns	Must also meet
			Synchronous, Prescaler = 2,4,8	Standard(F)	15	—	_	ns	parameter 47
				Extended(LF)	25	—		ns	
			Asynchronous	Standard(F)	30	—		ns	
				Extended(LF)	50	—		ns	
46*	Tt1L	T1CKI Low Time	Synchronous, Pr	escaler = 1	0.5 TCY + 20	—	_	ns	Must also meet
			Synchronous, Prescaler = 2,4,8 Asynchronous	Standard(F)	15	—	_	ns	parameter 47
				Extended(LF)	25	—	_	ns	
				Standard(F)	30	—	_	ns	
				Extended(LF)	50	—	_	ns	
47*	Tt1P	T1CKI Input Period	Synchronous	Standard(F)	Greater of: 30 or <u>Tcy + 40</u> N	_	-	ns	N = prescale value (1, 2, 4, 8)
				Extended(LF)	Greater of: 50 or <u>Tcy + 40</u> N				N = prescale value (1, 2, 4, 8)
			Asynchronous	Standard(F)	60	—		ns	
				Extended(LF)	100	_	—	ns	
	Ft1	Timer1 Oscillator I (oscillator enabled			DC	-	200	kHz	
48	TCKEZtmr1	Delay from Extern	al Clock Edge to T	Timer Increment	2 Tosc	—	7 Tosc	_	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 14-5:	CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Param No.	Symbol		Min	Тур†	Max	Units	Conditions				
50*	TccL	CCP1 input low	No Prescaler		0.5 TCY + 20	—	—	ns			
		time	With Prescaler	Standard(F)	10	—	—	ns			
			With Frescaler	Extended(LF)	20	—	—	ns			
51*	TccH CCP1 input high No Prescaler		No Prescaler		0.5 TCY + 20	—	—	ns			
		time	With Prescaler	Standard(F)	10	—	—	ns			
				Extended(LF)	20	—		ns			
52*	TccP	CCP1 input perior	CCP1 input period				—	ns	N = prescale value (1,4 or 16)		
53*	TccR	CCP1 output rise	time	Standard(F)	—	10	25	ns			
				Extended(LF)	—	25	50	ns			
54*	TccF	CCP1 output fall time		Standard(F)	—	10	25	ns			
				Extended(LF)	—	25	45	ns			
*											

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






FIGURE 14-10: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)










FIGURE 14-13: SPI SLAVE MODE TIMING (CKE = 1)


Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
70*	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Тсү		—	ns		
71*	TscH	SCK input high time (Slave mod	TCY + 20		—	ns		
72*	TscL	SCK input low time (Slave mode	e)	TCY + 20	_	—	ns	
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to S	100		_	ns		
74*	TscH2diL, TscL2diL	Hold time of SDI data input to S	time of SDI data input to SCK edge			_	ns	
75*	TdoR	DO data output rise time Standard(F) Extended(LF)		_	10 25	25 50	ns ns	
76*	TdoF	SDO data output fall time	—	10	25	ns		
77*	TssH2doZ	SS↑ to SDO output hi-impedanc	e	10	_	50	ns	
78*	TscR	SCK output rise time (Master mode)			10 25	25 50	ns ns	
79*	TscF	SCK output fall time (Master mo	de)	_	10	25	ns	
80*	TscH2doV, TscL2doV	SDO data output valid after Standard(F) SCK edge Extended(LF)				50 145	ns ns	
81*	TdoV2scH, TdoV2scL	SDO data output setup to SCK e	Тсү	_	—	ns		
82*	TssL2doV	SDO data output valid after \overline{SS}	_	_	50	ns		
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	1.5 Tcy + 40		_	ns		

TABLE 14-6: SPI MODE REQUIREMENTS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 14-14: I²C BUS START/STOP BITS TIMING




Param No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions	
90*	TSU:STA	START condition	100 kHz mode	4700	—	—	ns	Only relevant for Repeated	
		Setup time	400 kHz mode	600		_		START condition	
91*	THD:STA	START condition	100 kHz mode	4000	_		ns	After this period, the first clock	
		Hold time	400 kHz mode	600	_	_		pulse is generated	
92*	Tsu:sto	STOP condition	100 kHz mode	4700	_	—	ns		
		Setup time	400 kHz mode	600		_			
93	THD:STO	STOP condition	100 kHz mode	4000	_	_	ns		
		Hold time	400 kHz mode	600	_				

TABLE 14-7: I²C BUS START/STOP BITS REQUIREMENTS

* These parameters are characterized but not tested.

FIGURE 14-15: I²C BUS DATA TIMING



Param No.	Symbol	Characte	eristic	Min	Мах	Units	Conditions	
100*	Тнідн	Clock High Time	100 kHz mode	4.0		μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	_	μs	Device must operate at a minimum of 10 MHz	
			SSP Module	1.5 TCY				
101* TLOW	TLOW	Clock Low Time	100 kHz mode	4.7	— μs		Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3		μs	Device must operate at a minimum of 10 MHz	
			SSP Module	1.5 TCY	_			
102*	TR	SDA and SCL Rise	100 kHz mode	—	1000	ns		
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 - 400 pF	
103* TF	TF	SDA and SCL Fall	100 kHz mode	—	300	ns		
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be fro 10 - 400 pF	
90*	TSU:STA	START Condition	100 kHz mode	4.7		μs	Only relevant for	
		Setup Time	400 kHz mode	0.6		μs	Repeated START condition	
91*	THD:STA	START Condition	100 kHz mode	4.0		μs	After this period, the first	
		Hold Time	400 kHz mode	0.6	_	μs	clock pulse is generated	
106*	THD:DAT		100 kHz mode	0	_	ns		
		Time	400 kHz mode	0	0.9	μs		
107*	TSU:DAT		100 kHz mode	250	_	ns	(Note 2)	
		Time	400 kHz mode	100	_	ns		
92*	Tsu:sto	STOP Condition Setup Time	100 kHz mode	4.7	_	μs	_	
			400 kHz mode	0.6	-	μs		
109*	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)	
			400 kHz mode	—		ns		
110*	TBUF	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be free	
			400 kHz mode	1.3	—	μs	before a new transmissior can start	
	Св	Bus Capacitive Load	ling	_	400	pF		

TABLE 14-8: I ² C BU	S DATA REQUIREMENTS
---------------------------------	---------------------

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

Param No.	Sym	Characte	eristic	Min	Тур†	Мах	Units	Conditions
A01	Nr	Resolution PIC16F72		_	_	8 bits	bit	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
			PIC16LF72	—	_	8 bits	bit	VREF = VDD = 2.2V
A02	Eabs	Total Absolute Error		_	_	< ± 1	LSb	$\begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A03	EIL	Integral Linearity Error		—	_	< ± 1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A04	Edl	Differential Linearity Error		—	_	< ± 1	LSb	$\begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A05	Efs	Full Scale Error		—	_	< ± 1	LSb	$\begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A06	EOFF	Offset Error		—	—	< ± 1	LSb	$\begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A10	—	Monotonicity (Note 3)		—	guaranteed	—	—	$VSS \leq VAIN \leq VREF$
A20	Vref	Reference Voltage		2.5 2.2	_	Vdd+0.3 Vdd+0.3	V V	-40°C to +85°C 0°C to +85°C
A25	VAIN	Analog Input Volt	age	Vss - 0.3	_	VREF + 0.3	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source		—	_	10.0	kΩ	
A40			PIC16F72	—	180	—	μΑ	Average current
		Current (VDD)	PIC16LF72	—	90	—	μA	consumption when A/D is on (Note 1) .
A50	IREF	VREF input currer	nt (Note 2)	N/A —		± 5 500	μΑ μΑ	During VAIN acquisition. During A/D Conversion cycle.

TABLE 14-9: A/D CONVERTER CHARACTERISTICS: PIC16F72 (INDUSTRIAL) PIC16LF72 (INDUSTRIAL)

* These parameters are characterized but not tested.


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from the RA3 pin or the VDD pin, whichever is selected as a reference input.

3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.





Param No.	Sym	Characteris	tic	Min	Тур†	Max	Units	Conditions
130	Tad	A/D Clock Period	PIC16F72	1.6	—	-	μs	Tosc based, VREF \geq 3.0V
			PIC16LF72	2.0	—	—	μs	Tosc based, 2.0V ≤ VREF ≤ 5.5V
			PIC16F72	2.0	4.0	6.0	μs	A/D RC mode
			PIC16LF72	3.0	6.0	9.0	μs	A/D RC mode
131	TCNV	Conversion Time (not inclue (Note 1)	ding S/H time)	9	—	9	TAD	
132	TACQ	Acquisition Time		5*		_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D Clock Start		_	Tosc/2	_		If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

NOTES:

15.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.






FIGURE 15-1: TYPICAL IDD vs. Fosc OVER VDD (HS MODE)









FIGURE 15-3: TYPICAL IDD vs. Fosc OVER VDD (XT MODE)








FIGURE 15-5: TYPICAL IDD vs. Fosc OVER VDD (LP MODE)






FIGURE 15-7: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 20 pF, 25°C)






FIGURE 15-8: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 100 pF, 25°C)









FIGURE 15-10: IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED)







FIGURE 15-11: △IBOR vs. VDD OVER TEMPERATURE









FIGURE 15-13: TYPICAL, MINIMUM AND MAXIMUM WDT PERIOD vs. VDD (-40°C TO +125°C)









FIGURE 15-15: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 5V, -40°C TO +125°C)









FIGURE 15-17: TYPICAL, MINIMUM AND MAXIMUM Vol vs. lol (VDD = 5V, -40°C TO +125°C)










FIGURE 15-19: MINIMUM AND MAXIMUM VIN vs. VDD, (TTL INPUT, -40°C TO +125°C)





16.0 PACKAGE MARKING INFORMATION

28-Lead PDIP (Skinny DIP)




Example

Legen	d: XXX Y YY WW NNN e3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B


28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units		MILLMETERS	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	e		1.27 BSC	
Overall Height	A	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E		10.30 BSC	
Molded Package Width	E1	7.50 BSC		
Overall Length	D		17.90 BSC	
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Foot Angle Top	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-052B

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		MILLIMETERS	3
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	с	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length





	Units		MILLIMETERS	3
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е	6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (April 2002)

This is a new data sheet. However, this device is similar to the PIC16C72 device found in the PIC16C7X Data Sheet (DS30390), the PIC16C72A Data Sheet (DS35008) or the PIC16F872 device (DS30221).

Revision B (May 2002)

Final data sheet. Includes device characterization data. Minor typographic revisions throughout.

APPENDIX B: CONVERSION CONSIDERATIONS

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in Table B-1.

Characteristic	PIC16C72/72A	PIC16F872	PIC16F72
Pins	28	28	28
Timers	3	3	3
Interrupts	8	10	8
Communication	Basic SSP/SSP (SPI, I ² C Slave)	MSSP (SPI, I ² C Master/Slave)	SSP (SPI, I ² C Slave)
Frequency	20 MHz	20 MHz	20 MHz
A/D	8-bit, 5 Channels	10-bit, 5 Channels	8-bit, 5 Channels
ССР	1	1	1
Program Memory	2K EPROM	2K FLASH (1,000 E/W cycles)	2K FLASH (1000 E/W cycles)
RAM	128 bytes	128 bytes	128 bytes
EEPROM Data	None	64 bytes	None
Other	—	In-Circuit Debugger, Low Voltage Programming	-

Revision C (January 2007)

This revision includes updates to the packaging diagrams.

NOTES:

INDEX

Α	
A/D	
Acquisition Requirements	56
ADCON0 Register	
ADCON1 Register	
ADIF bit	
ADRES Register	
Analog-to-Digital Converter	
Associated Registers	
Configuring Analog Port Pins	
Configuring the Interrupt	
Configuring the Module	
Conversion Clock	
Conversions	
Converter Characteristics	
Effects of a RESET	
Internal Sampling Switch (Rss) Impedance	
Operation During SLEEP	
Source Impedance	
Use of the the CCP Trigger	
Absolute Maximum Ratings	87
ACK	
ADCON0	
GO/DONE bit	54
ADRES Register	
Application Notes	
AN546 (Using the Analog-to-Digital Converter)	53
AN552 (Implementing Wake-up on	
Key Strokes Using PIC16F7X)	
AN556 (Implementing a Table Read)	19
AN578 (Use of the SSP Module in the	
I ² C Multi-Master Environment)	43
AN607 (Power-up Trouble Shooting)	64
Assembler	
MPASM Assembler	81
В	

BF
Block Diagrams
A/D55
Analog Input Model 55
Capture Mode Operation
Compare Mode Operation
In-Circuit Serial Programming Connections72
Interrupt Logic68
On-Chip Reset Circuit63
PIC16F725
PORTC
PWM
RA3:RA0 and RA5 Port Pins21
RA4/T0CKI Pin21
RB3:RB0 Port Pins23
RB7:RB4 Port Pins23
Recommended MCLR Circuit63
SSP in I ² C Mode48
SSP in SPI Mode 46
Timer0/WDT Prescaler
Timer1
Timer2
Watchdog Timer (WDT)70
BOR. See Brown-out Reset
Brown-out Reset (BOR) 59, 62, 65, 66
Buffer Full Status bit, BF

С

Capture/Compare/PWM	37
Associated Registers with PWM and Timer2	42
Associated Registers, Capture, Compare	
and Timer1	40
Capture	
CCP1IF	38
CCPR1	38
CCPR1H:CCPR1L	38
Capture Mode	38
CCP Mode Timer Resources	
CCP Pin Configuration	39
CCP Prescaler	
CCPR1L Register	
Compare Mode	39
PWM Mode	
PWM, Example Frequencies/Resolutions	
Software Interrupt	
Software Interrupt Mode	
Special Event Trigger and A/D Conversions	
Special Event Trigger Output of CCP1	39
Timer1 Mode Selection	
CCPR1H Register	
CCPxM0 bit	
CCPxM1 bit	
CCPxM2 bit	
CCPxM3 bit	
CCPxX bit	
CCPxY bit	
CKE	
CKP	
Clock Polarity Select bit, CKP	
Code Examples	40
Changing Between Capture Prescalers	38
FLASH Program Read	
Indirect Addressing	
Initializing PORTA	
Initializing PORTB	
Initializing PORTC	
Saving STATUS, W and PCLATH	20
Registers in RAM	60
Code Protection	
Configuration Bits	
Configuration Bits	
Conversion Considerations 1	
	23

D

D/Ā	44
Data Memory	
General Purpose Register File	7
Special Function Registers	
Data/Address bit, D/A	44
DC and AC Characteristics	
Graphs and Tables	107
DC Characteristics	89
Development Support	81
Device Overview	5
Direct Addressing	20
ů	

Е

Electrical Characteristics	. 87
Errata	3

F

FLA	SH Program Memory	
	Associated Registers	
	Operation During Code Protect	
	Reading	
FSR	Register9,	10
1		
-	Ports	21
1/U I	PORTA	
	PORTB	
	PORTC	
I ² C		
	Associated Registers	51
	Master Mode	51
	Mode Selection	48
	Multi-Master Mode	
	SCL and SDA pins	
	Slave Mode	
	PIC In-Circuit Emulator	
	ocations ircuit Serial Programming (ICSP)	
	F Register	
	rect Addressing	
mun	FSR Register	
	INDF Register	
Instr	ruction Format	
	ruction Set	
	ADDLW	
	ADDWF	75
	ANDLW	
	ANDWF	
	BCF	-
	BSF	
	BTFSC	
	BTFSS	
	CALL CLRF	
	CLRF	
	CLRWDT	-
	COMF	
	DECF	
	DECFSZ	
	GOTO	77
	INCF	77
	INCFSZ	
	IORLW	
	IORWF	
	MOVF	-
	MOVLW	
	MOVWF	-
	NOP RETFIE	
	RETER	
	RETURN	-
	RLF	
	RRF	
	SLEEP	-
	SUBLW	
	SUBWF	
	Summary Table	74
	SWAPF	
	XORLW	80
	XORWF	80

INT Interrupt (RB0/INT). See Interrupt Sources
INTCON Register
GIE bit 14
INTE bit
INTF bit
RBIF bit14
TMR0IE bit14
Internal Sampling Switch (Rss) Impedance
Interrupt Sources
RB0/INT Pin, External
TMR0 Overflow69
Interrupts
RB7:RB4 Port Change23
Synchronous Serial Port Interrupt16
Interrupts, Context Saving During 69
Interrupts, Enable Bits
Global Interrupt Enable (GIE bit)
Interrupt-on-Change (RB7:RB4)
Enable (RBIE bit) 69
RB0/INT Enable (INTE bit) 14
TMR0 Overflow Enable (TMR0IE bit) 14
Interrupts, Flag bits
Interrupt-on-Change (RB7:RB4) Flag
(RBIF bit)14
Interrupt-on-Change (RB7:RB4) Flag
(RBIF bit)14, 69
RB0/INT Flag (INTF bit)14
TMR0 Overflow Flag (TMR0IF bit) 69
К
KEELOQ Evaluation and Programming Tools
L

ding of PC 18

Μ

Master Clear (MCLR)	
MCLR Reset, Normal Operation	62, 65, 66
MCLR Reset, SLEEP	62, 65, 66
Operation and ESD Protection	63
Memory	
Data Memory	
Program Memory	7
MPLAB C17 and MPLAB C18 C Compilers	81
MPLAB ICD In-Circuit Debugger	83
MPLAB ICE High Performance Universal	
In-Circuit Emulator with MPLAB IDE	82
MPLAB Integrated Development	
Environment Software	81
MPLINK Object Linker/MPLIB Object Librarian	82

0

On-Line Support	131
OPCODE Field Descriptions	
OPTION_REG Register	
OPTION_REG Register INTEDG bit	
PS2:PS0 bits	
PSA bit	
RBPU bit	
T0CS bit	
T0SE bit	

PIC16F72

Oscillator Configuration	59, 61
Crystal Oscillator/Ceramic Resonators	61
HS	61, 65
LP	61, 65
RC	61, 62, 65
XT	61, 65
Oscillator, WDT	70

Ρ

P
Package Marking Information
PCFG0 bit
PCFG1 bit
PCFG2 bit
PCL Register
0
PCLATH Register
PCON Register
POR bit17
PICDEM 1 Low Cost PIC
Demonstration Board83
PICDEM 17 Demonstration Board
PICDEM 2 Low Cost PIC16CXX
Demonstration Board83
PICDEM 3 Low Cost PIC16CXXX
Demonstration Board
PICSTART Plus Entry Level
Development Programmer
Pin Functions
MCLR/VPP6
OSC1/CLKI6
OSC2/CLKO6
RA0/AN06
RA1/AN16
RA2/AN2
RA3/AN3/VREF
RA4/T0CKI
RA5/AN4/SS
RB0/INT
RB16
RB26
RB36
RB46
RB56
RB6/PGC6
RB7/PGD
RC0/T1OSO/T1CKI
RC1/T10SI
RC2/CCP1
RC3/SCK/SCL
RC4/SDI/SDA6
RC5/SDO6
RC66
RC76
VDD6
Vss6
Pinout Descriptions
PIC16F72
POP
POR. See Power-on Reset
PORTA
Associated Registers
Functions22

PORTA Register PORTB	
Associated Registers	24
Functions	
Pull-up Enable (RBPU bit)	13
RB0/INT Edge Select (INTEDG bit)	13
RB0/INT Pin, External	69
RB7:RB4 Interrupt-on-Change Flag (RBIF bit	t) 14
RB7:RB4 Interrupt-on-Change	
RB7:RB4 Interrupt-on-Change Enable	
(RBIE bit)	69
RB7:RB4 Interrupt-on-Change Flag	
(RBIF bit)	14, 69
PORTB Register	
PORTC	
Associated Registers	26
Functions	
PORTC Register	
Postscaler, WDT	
Assignment (PSA Bit)	13
Rate Select (PS2:PS0 bits)	
Power-down Mode. See SLEEP	-
Power-on Reset (POR) 59, 62	. 64. 65. 66
Brown-out Reset (BOR)	
Oscillator Start-up Timer (OST)	
POR Status (POR bit)	
Power Control/Status Register (PCON)	
Power-down (PD bit)	
Power-up Timer (PWRT)	
Time-out (TO bit)	
Time-out Sequence	
PR2 Register	
Prescaler, Timer0	
Assignment (PSA bit)	13
Rate Select (PS2:PS0 bits)	
PRO MATE II Universal Device Programmer	
Product Identification System	
Program Counter	
RESET Conditions	65
Program Memory	
Paging	19
Program Memory Map and Stack	
Program Verification	
PUSH	

R

R/W	44
R/W bit	
RBIF bit	
Read/Write bit Information, R/W	44
Reader Response	132
Reading Program Memory	27
PMADR	27
PMCON1 Register	27
Receive Overflow Indicator bit, SSPOV	45
Register File Map	8

Registers	
ADCON0 (A/D Control 0)	53
ADCON1 (A/D Control 1)	54
CCPCON1 (Capture/Compare/PWM Control 1)	
Initialization Conditions (table)	
INTCON (Interrupt Control)	
OPTION	
PCON (Power Control)	
PIE1 (Peripheral Interrupt Enable 1)	15
PIR1 (Peripheral Interrupt Flag 1)	16
PMCON1 (Program Memory Control 1)	
SSPCON (Sync Serial Port Control)	
SSPSTAT (Synchronous Serial Port Status)	
STATUS	
Summary	
T1CON (Timer1 Control)	31
RESET	9, 62
Brown-out Reset (BOR). See Brown-out Reset (BO	R)
MCLR RESET. See MCLR	,
Power-on Reset (POR). See Power-on Reset (POR	2
RESET Conditions for All Registers	
RESET Conditions for PCON Register	
RESET Conditions for Program Counter	
RESET Conditions for STATUS Register	65
WDT Reset. See Watchdog Timer (WDT)	
Revision History	123
RP0, RP1 bit	
	/
_	/
S	
S S	44
S	44
S S	44
S Sales and Support	44 . 133
SSales and SupportSlave Mode SCL	44 . 133 48
SSales and SupportSlave Mode SCLSDA	44 . 133 48 48
SSales and SupportSlave Mode SCLSDASDA	44 . 133 48 48 2, 71
S SSales and SupportSlave Mode SCLSDASJA	44 . 133 48 48 2, 71 44
SSales and SupportSlave Mode SCLSDASJASJASJASJASJASJASJASJASJASJASJASJASJASSJA.	44 . 133 48 48 2, 71 44 82
S SSales and Support Slave Mode SCLSDA SLEEP	44 . 133 48 48 2, 71 44 82 57
S SSales and Support Slave Mode SCLSDA SLEEP	44 . 133 48 48 2, 71 44 82 57
S SSales and Support Slave Mode SCLSDA SLEEP	44 . 133 48 48 2, 71 44 82 57 59
S SSales and Support Slave Mode SCLSDA SLEEP	44 . 133 48 48 2, 71 44 82 57 59
S SSales and Support Slave Mode SCLSDA SLEEP	44 . 133 48 2, 71 44 82 57 59 27
S SSales and Support Slave Mode SCLSDA SLEEP	44 . 133 48 2, 71 44 82 57 59 27 27
S SSales and Support Slave Mode SCLSDA SLEEP	44 . 133 48 2, 71 44 82 57 59 27 27 27
S SSales and Support Slave Mode SCLSDA SLEEP	44 . 133 48 2, 71 44 82 57 59 27 27 27 27
S SSales and Support Slave Mode SCLSDA SLEEP	44 . 133 48 2, 71 44 82 57 59 27 27 27 27
S SSales and Support Slave Mode SCLSDA SLEEP	44 .133 48 2, 71 44 82 57 59 27 27 27 27 27
S SSales and Support Slave Mode SCLSDA SLEEP	44 . 133 48 2, 71 44 82 57 59 27 27 27 27 27 27 27 27
S SSales and SupportSlave Mode SCLSDASLEEPS9, 60 SMPSoftware Simulator (MPLAB SIM)Special Event TriggerSpecial Features of the CPUSpecial Features of the CPUSpecial Function Registers PMADRHPMADRLPMADRLPMCON1PMDATHPMDATLSPI Associated RegistersSPI Clock Edge Select bit, CKE	44 . 133 48 2, 71 44 82 57 59 27 27 27 27 27 27 27 24
S SSales and SupportSlave Mode SCLSDASLEEPS9, 60 SMPSoftware Simulator (MPLAB SIM)Special Event TriggerSpecial Features of the CPUSpecial Features of the CPUSpecial Function Registers PMADRHPMADRLPMADRLPMCON1PMDATHPMDATLSPI Associated RegistersSPI Clock Edge Select bit, CKE	44 . 133 48 2, 71 44 82 57 59 27 27 27 27 27 27 27 24
S SSales and Support Slave Mode SCLSDA SLEEP	44 . 133 48 2, 71 44 82 57 59 27 27 27 27 27 27 27 24
S S SSales and Support Slave Mode SCL SDA SLEEPS9, 60 SMP Software Simulator (MPLAB SIM) Special Event Trigger Special Features of the CPU Special Features of the CPU Special Function Registers PMADRH PMADRL PMCON1 PMDATH PMDATL SPI Associated Registers SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SPI Mode	44 . 133 48 2, 71 44 82 57 59 27 27 27 27 27 27 27 24 44 44
S S Since Solution Size Size Size Size Size Size Size Size	44 . 133 48 2, 71 44 82 57 59 27 27 27 27 27 27 27 24 44 44
S S SSales and Support Slave Mode SCL SDA SLEEPS9, 60 SMP Software Simulator (MPLAB SIM) Special Event Trigger Special Features of the CPU Special Features of the CPU Special Function Registers PMADRH PMADRL PMCON1 PMDATH PMDATL SPI Associated Registers SPI Clock Edge Select bit, CKE SPI Data Input Sample Phase Select bit, SMP SPI Mode	44 . 133 48 2, 71 44 82 2, 71 57 27 27 27 27 27 46 44 44 44 43 43

 ACK
 48

 Addressing
 48

 BF bit
 48

 I²C Mode Operation
 48

 R/W bit
 49

 Reception
 49

 SCL Clock Input
 48

 SSPOV bit
 48

 Transmission
 49

SSPADD Register	10
SSPEN	45
SSPIF	16
SSPM3:SSPM0	45
SSPOV	45
SSPSTAT Register	10
Stack	19
Overflows	19
Underflow	19
START bit, S	44
STATUS Register	
DC bit	12
IRP bit	12
PD bit	62
TO bit 1	2, 62
STOP bit, P	44
Synchronous Serial Port (SSP)	43
Overview	43
SPI Mode	43
Synchronous Serial Port Enable bit, SSPEN	45
Synchronous Serial Port Interrupt	16
Synchronous Serial Port Mode Select bits,	
SSPM3:SSPM0	45

Т

T2CKPS0 bit	
T2CKPS1 bit	
T2CON (Timer2 Control)	
Tad	
Timer0	
Clock Source Edge Select (T0SE bit)	-
Clock Source Select (TOCS bit)	
External Clock	
Interrupt	
Operation	
Overflow Enable (TMR0IE bit)	
Overflow Flag (TMR0IF bit)	
Overflow Interrupt	
Prescaler	
TOCKI	
Timer1	
Associated Registers	
Asynchronous Counter Mode	
Capacitor Selection	
Counter Operation	
Interrupt	
Operation in Timer Mode	
Oscillator	
Prescaler	
Resetting TMR1H, TMR1L Register Pair	
Resetting Using a CCP Trigger Output	
Synchronized Counter Mode	
Timer2	
Interrupt	
Operation	
Output	
Prescaler, Postscaler	

SSP

Timing Diagrams
A/D Conversion105
Brown-out Reset96
Capture/Compare/PWM (CCP1)98
CLKO and I/O95
External Clock94
I ² C Bus Data102
I ² C Bus START/STOP bits101
I ² C Reception (7-bit Address) 50
I ² C Transmission (7-bit Address)
RESET, Watchdog Timer, Oscillator Start-up Timer
and Power-up Timer96
Slow Rise Time (MCLR Tied to VDD Through
RC Network)68
SPI Master Mode 47
SPI Master Mode (CKE = 0, SMP = 0)
SPI Master Mode (CKE = 1, SMP = 1)
SPI Slave Mode (CKE = 0) 47, 100
SPI Slave Mode (CKE = 1)
Time-out Sequence on Power-up (MCLR Tied to
VDD Through Pull-up Resistor)
Time-out Sequence on Power-up (MCLR Tied to
VDD Through RC Network): Case 1
Time-out Sequence on Power-up (MCLR Tied to
VDD Through RC Network): Case 2
Timer0 and Timer1 External Clock
Wake-up from SLEEP through Interrupt
Timing Parameter Symbology
TMR1H Register9
TMR1L Register9
TMR2 Register9
TMR2ON bit
TOUTPS0 bit
TOUTPS1 bit
TOUTPS2 bit
TOUTPS3 bit
TRISA Register 10, 21
TRISB Register 10, 23
TRISC Register 10, 25

U

0	
UA	44
Update Address bit, UA	44
W	
Wake-up from SLEEP	59, 71
Interrupts	
MCLR Reset	
WDT Reset	66
Watchdog Timer (WDT)	59, 70
Associated Registers	
Enable (WDTEN bit)	
Postscaler. See Postscaler, WDT	
Programming Considerations	
RC Oscillator	
Time-out Period	
WDT Reset, Normal Operation	62, 65, 66
WDT Reset, SLEEP	
WCOL	45
Write Collision Detect bit, WCOL	45
WWW, On-Line Support	

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent			
RE:	Reader Response				
From	n: Name				
	Company				
	Telephone: ()	FAX: ()			
Appli	ication (optional):				
Wou	ld you like a reply?YN				
Devi	ce: DSTEMP	Literature Number: DS00000A			
Ques	stions:				
1. V	1. What are the best features of this document?				
2. H	2. How does this document meet your hardware and software development needs?				
_					
_					
3. E	B. Do you find the organization of this document easy to follow? If not, why?				
_					
_					
4. V	. What additions to the document do you think would enhance the structure and subject?				
_					
- -					
5. V	what deletions from the document c	ould be made without affecting the overall usefulness?			
-					
6. I	Is there any incorrect or misleading information (what and where)?				
0. 1	s there any monteet of misleading i				
_					
- 7. H	low would you improve this docume	ent?			
_					
-					

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x <u>xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	a) PIC16F72-04I/SO = Industrial Temp., SOIC package, normal VDD limits
Device	PIC16F72: Standard VDD range PIC16F72T: (Tape and Reel) PIC16LF72: Extended VDD range	 b) PIC16LF72-20I/SS = Industrial Temp., SSOP package, extended VDD limits c) PIC16F72-20I/ML = Industrial Temp., QFN package, normal VDD limits
Temperature Range	$- = 0^{\circ}C \text{ to } +70^{\circ}C$ I = -40^{\circ}C to +85^{\circ}C	
Package	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
Pattern	QTP, SQTP, ROM Code (factory specified) or Special Requirements. Blank for OTP and Windowed devices.	

* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

PIC16LF72-I/MLG PIC16LF72T-I/MLG PIC16F72-E/SO PIC16F72-E/SS PIC16F72-E/SP PIC16LF72-I/SOG PIC16F72T-I/SO PIC16F72T-I/SS PIC16F72T-I/ML PIC16LF72T-I/ML PIC16LF72T-I/SS PIC16LF72T-I/SO PIC16F72T-I/SOG PIC16LF72-I/ML PIC16F72-I/MLG PIC16F72T-E/SO PIC16F72T-E/SS PIC16F72-I/SOG PIC16F72-I/SSG PIC16F72-I/ML PIC16F72-I/SP PIC16F72-I/SO PIC16F72-I/SS PIC16F72-E/ML PIC16LF72T-I/SOG PIC16LF72-I/SP PIC16LF72-I/SS PIC16LF72-I/SO